

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FAH4820 <br> Direct Driver for DC Motors (ERMs)

## Features

- Single-Pin Direct-Drive of ERM for Simple Vibration Control
- External Motor Enable/Disable, Vibration Control
- Register-Based $I^{2} C$ Control (Optional; Device Operates in Default Condition)
- Over-Driving Motor Control, Drive ERM Voltage to $V_{D D}$ Rail
- Programmable Motor Drive Voltage
- Low Standby Current: <1 $\mu \mathrm{A}$
- Fast Wake-up Time
- Nearly Rail-to-Rail Output Swing
- Protections: Under-Voltage, Over-Current, Over-Temperature
- Package: 10 -Lead MLP


## Description

The FAH4820 is a high-performance enhanced ERM driver for mobile phone and other hand-held devices. This device does not require a PWM signal to generate vibration of the ERM; it is controlled by the drive level on the HEN input. The ERM spins for the length of time that the HEN pin is held HIGH, then stops when the HEN pin is pulled LOW. The FAH4820's register maps are accessible via $I^{2} C$ serial communication, which is useful for higher or lower drive voltage across the ERM or if disabling the device is desired.

## Related Resources

- AN-5067 - PCB Land Pattern Design and SurfaceMount Guidelines for MLP Packages


## Applications

- Mobile Phones
- Handheld Devices
- Keypad Interfaces


## Ordering Information

| Part Number | Operating <br> Temperature Range | Package | Packing Method |
| :---: | :---: | :---: | :---: |
| FAH4820MPX | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead, Dual, JEDEC MO-229, 3 mm Square, <br> Molded Leadless Package (MLP) | 3000 Units on <br> Tape \& Reel |

## Block Diagram



Figure 1. Block Diagram

## Pin Configuration



Figure 2. Pin Assignments

## Pin Definitions

| Name | Pin \# | Type | Description |
| :---: | :---: | :---: | :--- |
| VDD | 1 | Power | Power |
| GND | 2,7 | Power | Ground |
| MDP | 3 | Output | Positive motor driver output |
| MDN | 4 | Output | Negative motor driver output |
| GAIN | 5 | Input | Gain control for motor driving |
| NC | 6 | NA | No connection |
| HEN | 8 | Input | Motor enable/disable (HIGH: enable, LOW: disable) |
| SDA | 9 | Input | I $^{2}$ C data input |
| SCL | 10 | Input | I $^{2}$ C clock input |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage | -0.3 | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IO}}$ | Analog and Digital I/O (All Input and Output Pins) | -0.3 | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |

Reliability Information

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{J}$ | Junction Temperature |  |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\Theta_{J A}$ | Thermal Resistance, JEDEC Standard, Multi-Layer Test Boards, Still Air |  | 200 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrostatic Discharge Information

| Symbol | Parameter | Max. | Unit |
| :---: | :--- | :---: | :---: |
| ESD | Human Body Model, JESD22-A114 | $\pm 4$ | kV |
|  | Charged Device Model, JESD22-C101 | $\pm 1$ |  |

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage Range | 2.7 | 3.3 | 5.5 | V |

## DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{LDO}}=3.0 \mathrm{~V}$ unless otherwise noted.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIH HEN | Input Current | HEN = 3.3 V |  | 1 | 2 | $\mu \mathrm{A}$ |
| IILHEN | Input Current | $\mathrm{HEN}=0.0 \mathrm{~V}$ |  | 1 | 2 | $\mu \mathrm{A}$ |
| IIH ${ }_{\text {SCL }}$ | Input Current | SCL $=3.3 \mathrm{~V}$ |  | 0 | 1 | $\mu \mathrm{A}$ |
| $11 H_{\text {SDA }}$ | Input Current | SDA $=3.3 \mathrm{~V}$ |  | 0 | 1 | $\mu \mathrm{A}$ |
| IILSCL | Input Current | SCL $=0.0 \mathrm{~V}$ |  | 0 | 1 | $\mu \mathrm{A}$ |
| IILSDA | Input Current | SDA $=0.0 \mathrm{~V}$ |  | 0 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Logic HIGH |  | $0.7 \times \mathrm{V}_{\text {DD }}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Logic LOW |  |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| Vol | Output Voltage | $V_{D D}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega$ |  | 100 | 200 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage | $V_{D D}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega$ | VLDo-0.3 |  |  | V |
| lout | Short-Circuit Protection | $V_{D D}=3.3 \mathrm{~V}, \mathrm{MDP}$ to MDN Short to Each Other \& Short to GND |  | 500 |  | mA |
| twu | Wake-up Time |  |  | 50 | 150 | $\mu \mathrm{s}$ |
| tsD | Shutdown Time | HEN HIGH to LOW |  | 1 | 150 | $\mu \mathrm{s}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Gain Input - Default Register Setting |  | 10 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Gain Input |  | 10 |  | pF |
| ldD1 | Supply Current | $\mathrm{R}_{\mathrm{L}}=$ No Load, HEN=LOW |  | 10 | 20 | $\mu \mathrm{A}$ |
| IDD2 | Supply Current | $\mathrm{R}_{\mathrm{L}}=$ No Load, HEN=HIGH |  | 2.5 | 5.0 | mA |
| IDD3 | Supply Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{HEN}=\mathrm{HIGH}$ |  | 275 |  | mA |
| $I_{\text {PD }}$ | Power-Down Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.4 \mathrm{~V}, \\ & \text { Reg } 0 \times 20 \text { Bit } 7=0 \end{aligned}$ |  | 20 | 50 | nA |
| Vout | Output Voltage Range |  | 2.4 | 3.0 | 3.6 | V |
| $V_{\text {REG }}$ | Output Voltage Accuracy |  | -10 |  | 10 | \% |



Figure 3. Enable/Disable Functional Timing

## $I^{2} \mathrm{C}$ DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{LDO}}=3.0 \mathrm{~V}$ unless otherwise noted.

| Symbol | Parameter | Fast Mode (400 kHz) |  |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. | Unit |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-Level Input Voltage | -0.3 | 0.6 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-Level Input Voltage | 1.3 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low-Level Output Voltage at 3 mA Sink Current <br> (Open-Drain or Open-Collector) | 0 | 0.4 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | High-Level Input Current of Each I/O Pin, Input Voltage = $\mathrm{V}_{\mathrm{DD}}$ | -1 | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low-Level Input Current of Each I/O Pin, Input Voltage = 0 V | -1 | 1 | $\mu \mathrm{~A}$ |

$I^{2} \mathrm{C} A C$ Electrical Characteristics

| Symbol | Parameter | Fast Mode (400 kHz) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Unit |
| $\mathrm{f}_{\text {SCL }}$ | SCL Clock Frequency | 0 | 400 | kHz |
| thd; ${ }_{\text {STA }}$ | Hold Time (Repeated) START Condition | 0.6 |  | $\mu \mathrm{s}$ |
| tıow | Low Period of SCL Clock | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | High Period of SCL Clock | 0.6 |  | $\mu \mathrm{s}$ |
| tsu;sta | Set-up Time for Repeated START Condition | 0.6 |  | $\mu \mathrm{s}$ |
| thd;DAT | Data Hold Time | 0 | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Su; DAT }}$ | Data Set-up Time ${ }^{(1)}$ | 100 |  | ns |
| $\mathrm{tr}_{r}$ | Rise Time of SDA and SCL Signals ${ }^{(2)}$ | $20+0.1 \mathrm{Cb}^{\text {b }}$ | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time of SDA and SCL Signals ${ }^{(2)}$ | $20+0.1 \mathrm{C}_{\mathrm{b}}$ | 300 | ns |
| tsu;sto | Set-up Time for STOP Condition | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BUF }}$ | Bus-Free Time between STOP and START Conditions | 1.3 |  | $\mu \mathrm{s}$ |
| tsp | Pulse Width of Spikes that Must Be Suppressed by the Input Filter | 0 | 50 | ns |

## Notes:

1. A Fast-Mode $I^{2} C$ Bus $®$ device can be used in a Standard-Mode $I^{2} C$ bus system, but the requirement tsu;DAT $\geq 250$ ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the Serial Data (SDA) line $t_{r_{-} \text {max }}+\mathrm{t}_{\text {SU;DAT }}=1000+250=1250 \mathrm{~ns}$ (according to the Standard-Mode $\mathrm{I}^{2} \mathrm{C}$ Bus specification) before the SCL line is released.
2. $\mathrm{C}_{\mathrm{b}}$ equals the total capacitance of one bus line in pf. If mixed with High-Speed Mode devices, faster fall times are allowed according to the $I^{2} \mathrm{C}$ specification.


Figure 4. Definition of Timing for Full-Speed Mode Devices on the $I^{2} C$ Bus

## Functional Description

## $I^{2} \mathrm{C}$ Control

Writing to and reading from registers is accomplished via the $I^{2} \mathrm{C}$ interface. The $I^{2} \mathrm{C}$ protocol requires that one device on the bus initiates and controls all read and write operations. This device is called the "master" device. The master device generates the SCL signal, which is the clock signal for all other devices on the bus. All other devices on the bus are called "slave" devices. The FAH4820 is a slave device. Both the master and slave devices can send and receive data on the bus.

During $I^{2} \mathrm{C}$ operations, one data bit is transmitted per clock cycle. All $I^{2} \mathrm{C}$ operations follow a repeating nine-clock-cycle pattern that consists of eight bits (one byte) of transmitted data followed by an acknowledge (ACK) or not acknowledge (NACK) from the receiving device. Note that there are no unused clock cycles during any operation; therefore, there must be no breaks in the stream of data and ACKs/NACKs during data transfers.
For most operations, $I^{2} \mathrm{C}$ protocol requires the SDA line remain stable (unmoving) whenever SCL is HIGH. For example, transitions on the SDA line can only occur when SCL is LOW. The exceptions are when the master device issues a START or STOP condition. The slave device cannot issue a START or STOP condition.

START Condition: This condition occurs when the SDA line transitions from HIGH to LOW while SCL is HIGH. The master device uses this condition to indicate that a data transfer is about to begin.

STOP Condition: This condition occurs when the SDA line transitions from LOW to HIGH while SCL is HIGH. The master device uses this condition to signal the end of a data transfer.

Acknowledge and Not Acknowledge: When data is transferred to the slave device, the slave device sends acknowledge (ACK) after receiving every byte of data. The receiving device sends an ACK by pulling SDA LOW for one clock cycle.

When the master device is reading data from the slave device, the master sends an ACK after receiving every byte of data. Following the last byte, a master device sends a "not acknowledge" (NACK) instead of an ACK, followed by a STOP condition. A NACK is indicated by leaving SDA HIGH during the clock after the last byte.

## Slave Address

Each slave device on the bus must have a unique address so the master can identify which device is sending or receiving data. The FAH4820 slave address is 0000110X binary, where " $X$ " is the read/write bit. Master write operations are indicated when $X=0$. Master read operations are indicated when $\mathrm{X}=1$.
Writing to and Reading from the FAH4820
All read and write operations must begin with a START condition generated by the master. After the START condition, the master must immediately send a slave address (7 bits), followed by a read/write bit. If the slave address matches the address of the FAH4820, the

FAH4820 sends an ACK after receiving the read/write bit by pulling the SDA line LOW for one clock cycle.

## Setting the Pointer

For all operations, a "pointer" stored in the command register must be indicating the register to be written or read. To change the pointer value in the command register, the read/write bit following the address must be 0 . This indicates that the master writes new information into the command register.

After the FAH4820 sends an ACK in response to receiving the address and read/write bit, the master must transmit an appropriate 8 -bit pointer value, as explained in the $I^{2} C$ Registers section. The FAH4820 sends an ACK after receiving the new pointer data.
The pointer-set operation is illustrated in Figure 7 and Figure 8. Any time a pointer-set is performed, it must be immediately followed by a read or write operation. The command register retains the pointer between operations; once a register is indicated, subsequent read operations do not require a pointer set cycle. Write operations always require the pointer be reset.

## Reading

If the pointer is already pointing to the desired register, the master can read from that register by setting the read/write bit (following the slave address) to 1. After sending an ACK, the FAH4820 begins transmitting data during the following clock cycle. The master should respond with a NACK, followed by a STOP condition (see Figure 5).

The master can read multiple bytes by responding to the data with an ACK instead of a NACK and continuing to send SCL pulses, as shown in Figure 6. The FAH4820 increments the pointer by one and sends the data from the next register. The master indicates the last data byte by responding with a NACK, followed by a STOP.

To read from a register other than the one currently indicated by the command register, a pointer to the desired register must be set. Immediately following the pointer-set, the master must perform a REPEAT START condition (see Figure 8), which indicates to the FAH4820 that a new operation is about to occur. If the REPEAT START condition does not occur, the FAH4820 assumes that a write is taking place and the selected register is overwritten by the upcoming data on the data bus. After the START condition, the master must again send the device address and read/write bit. This time, the read/write bit must be set to 1 to indicate a read. The rest of the read cycle is the same as described for reading from a preset pointer location.

## Writing

All writes must be preceded by a pointer set, even if the pointer is already pointing to the desired register.
Immediately following the pointer-set, the master must begin transmitting the data to be written. After transmitting each byte of data, the master must release the Serial Data (SDA) line for one clock cycle to allow the FAH4820 to acknowledge receiving the byte. The
write operation should be terminated by a STOP condition from the master (see Figure 7).

As with reading, the master can write multiple bytes by continuing to send data. The FAH4820 increments the pointer by one and accepts data for the next register. The master indicates the last data byte by issuing a STOP condition.

## Read / Write Diagrams



Figure 5. $\quad I^{2} C$ Read


Figure 6. $\quad I^{2} C$ Multiple Byte Read


Figure 7. $\quad I^{2} C$ Write


Figure 8. $\quad I^{2} C$ Write Followed by Read

## Digital Interface

The $I^{2} \mathrm{C}$-compatible interface is used to program the FAH 4820 as listed in the below register configurations. The $\mathrm{I}^{2} \mathrm{C}$ address of the FAH4820 is $0 \times 06$.

| Binary | Hex |
| :---: | :---: |
| 00000110 | $0 \times 06$ |

## Register Definitions

Table 1. Control Registers and Default Values

| Address | Register Name | Type | Reset Value |
| :---: | :---: | :---: | :---: |
| $0 \times 20$ | CONTROL0 | R/W | 10010000 |
| $0 \times 21$ | CONTROL1 | R/W | 00101100 |
| $0 \times 22$ | STAT | R | 00001110 |

Table 2. Control Register MAP (Control0, Control1, Status)

| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| En | ODRV_EN | ODRVEN_HL |  |  | Reserved |  |  |
| Input Resistance[7:5] |  |  | VLDO_OUT |  |  | Reserved |  |
| Reserved[7:4] |  |  |  | VDD_G | VREG_G | OT | Reserved |

Notes:
3. Connect the bottom DAP to ground.

## Table 3. Control 0

- Address: 20h
- Reset Value: 1001_0000
- Type: Read/Write
- BOLD is default state

| Bit \# | Name | Size (Bits) | Description |
| :---: | :---: | :---: | :--- |
| 7 | En | 1 | Drive Enable Mode <br> 0: Power-Down Mode <br> 1: Normal Operation Mode |
| 6 | ODRV_EN | 1 | Over-Drive Enable Mode <br> 0: Disable Over Drive <br> 1: Enable Over Drive |
| 5 | ODRVEN_HL | 1 | Selection of Over-Drive <br> 0: Over-Drive LOW (MDN to VDD RAIL) <br> 1: Over-Drive HIGH (MDP TO VDD RAIL) |
| 4 | Reserved | 1 | Not used |
| $3: 2$ | Reserved | 2 | Not used |
| $1: 0$ | Reserved | 2 | Not used |

## Table 4. Control 1

- Address: 21 h
- Reset Value: 0010_1100
- Type: Read/Write
- BOLD is default state

| Bit \# | Name | Size (Bits) |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7:5 | Input Resistance | 3 | $\begin{aligned} & \hline 000: 8 \mathrm{k} \Omega \\ & 001: 10 \mathrm{k} \Omega \\ & 010: 12 \mathrm{k} \Omega \\ & 011: 14 \mathrm{k} \Omega \\ & 100: 16 \mathrm{k} \Omega \\ & 101: 18 \mathrm{k} \Omega \\ & 110: 20 \mathrm{k} \Omega \\ & 111: 22 \mathrm{k} \Omega \end{aligned}$ |  |
| 4:2 | VLDO_OUT | 3 | $\begin{aligned} & \hline 000: 2.4 \mathrm{~V} \\ & 001: 2.6 \mathrm{~V} \\ & 010: 2.8 \mathrm{~V} \\ & 011: 3.0 \mathrm{~V} \\ & 100: 3.2 \mathrm{~V} \\ & 101: 3.4 \mathrm{~V} \\ & 110: 3.6 \mathrm{~V} \end{aligned}$ |  |
| 1:0 | Reserved | 2 | Not used |  |

Table 5. Status

- Address: 22h
- Reset Value: 0000_1110
- Type: Read Only

| Bit \# | Name | Size (Bits) | Description |
| :---: | :---: | :---: | :--- |
| $7: 4$ | Reserved | 4 | Not used |
| 3 | VDD_G | 1 | 0: Input voltage is not valid (under UVLO); input voltage is less than 2.3 V <br> (rising) / 2.1 V (falling) <br> $1:$ Input voltage is valid (over UVLO) |
| 2 | VLDO_OUT_G | 1 | 0: Regulator output is not valid (V ${ }_{\text {LDO_out }}$ is less than 70\% of V <br> programmed) <br> $\mathbf{1 : ~ R e g u t ~}$ |
| 1 | OT | 1 | 0: Over-temperature protection is tripped <br> $1:$ Over-temperature protection is not tripped |
| 0 | Reserved | 1 | Not used, default is 0 |

Table 6. $V_{\text {DD }}$ Vs. $V_{\text {LDO_OUT }}$

| VLDo_out(Programmed Voltage) | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2.7 | 3.0 | 3.3 | 4.5 | 5.0 | 5.5 |
|  | 2.4 | 2.4 | 2.4 | 2.4 | 2.4 | 2.4 |
|  | 2.6 | 2.6 | 2.6 | 2.6 | 2.6 | 2.6 |
|  |  | 2.8 | 2.8 | 2.8 | 2.8 | 2.8 |
|  |  |  | 3.0 | 3.0 | 3.0 | 3.0 |
|  |  |  | 3.2 | 3.2 | 3.2 | 3.2 |
|  |  |  |  | 3.4 | 3.4 | 3.4 |
|  |  |  |  | 3.6 | 3.6 | 3.6 |

## Applications Information

Many of the FAH4820 functions can be controlled through the $I^{2} C$ interface, but this application demonstrates the device in default state when powered up. In the default state; the device is enabled, overdrive is disabled, input resistance is $10 \mathrm{k} \Omega$, and the differential drive voltage is set to 3.0 V . The device design allows the user to leave the SCL and SDA line floating. The differential outputs are held at ground until the HEN pin is pulled HIGH, which causes the ERM to rotate until the HEN signal is pulled LOW or a timer circuit pulls the HEN signal LOW. Figure 9 shows an example using a 555 timer to control a single vibration
from an ERM. The length of time the ERM is rotating is determined by the RC time constant of R3 and C3. In this case, the motor rotate for 1.1 second every time the button is pressed. Electromagnetic Interference (EMI) is the radiation of electromagnetic noise. This noise can affect control signals and other electronics, which can produce errors and reduce performance. The DC motors used in ERMs are a common source of EMI due to commutator arcing. It is recommended that a 100 pF capacitor be placed across the MDP and MPN pins. In this case, this is C2, which greatly reduces EMI produced by the ERM.

Figure 10 is an example of using Arduino Uno to control the HEN pin based on which of the three switches is pressed. In the example program below; when SW1 is pressed (which is connected to Arduino input pin 10), the ERM spins once for the length of time the program holds pin 12 HIGH . The other switches produce a
double pulse (SW2) and a triple pulse (SW3) output. Due to EMI noise, it is recommended that a 100 pF capacitor be placed across the MDP and MPN pins. In this case, this is C3, which greatly reduces EMI produced by the ERM.

## Vibration Alert Arduino Example Program

```
/* FAH4820 vibration alert Arduino program*/
int vIBpin = 12;
int switchPin = 8;
int switchPin1 = 9;
int switchPin2 = 10;
void setup()
{
    pinMode(VIBpin, OUTPUT);
    pinMode(switchPin, INPUT);
    pinMode(switchPin1, INPUT);
    pinMode(switchPin2, INPUT);
}
void loop()
{
```

```
        if (digitalRead(switchPin) == HIGH) /* run this sequence if pin 8 is high - triple
pulse*/
    {
    digitalWrite(VIBpin,HIGH);
    delay(600);
    digitalWrite(VIBpin,LOW);
    delay(300);
    digitalWrite(VIBpin,HIGH);
    delay(300);
    digitalWrite(VIBpin,LOW);
    delay(300);
    digitalWrite(VIBpin,HIGH);
    delay(150);
    digitalWrite(VIBpin,LOW);
    delay(300);
    }
    else
        {
        digitalWrite(VIBpin,LOW);
        }
    if (digitalRead(switchPin1) == HIGH) /* run this sequence if pin 9 is high - double
pulse*/
    {
    digitalWrite(VIBpin,HIGH);
    delay(600);
    digitalWrite(VIBpin,LOW);
    delay(300);
    digitalWrite(VIBpin,HIGH);
    delay(150);
    digitalWrite(VIBpin,LOW);
    delay(300);
        }
    else
        {
            digitalWrite(VIBpin,LOW);
        }
            if (digitalRead(switchPin2) == HIGH) /* run this sequence if pin 10 is high -
    single pulse*/
        {
        digitalWrite(VIBpin,HIGH);
        delay(600);
        digitalWrite(VIBpin,LOW);
        delay(300);
        }
        else
        {
            digitalWrite(VIBpin,LOW);
        }
    }
```


## Internal LDO

The internal LDO is designed for an $I^{2} C$ seven-step adjustable output voltage. This provides flexibility for various motor voltages and configurations for low-power consumption. The LDO includes an internal circuit for short-circuit current protection.

## Serial Interface

On power-up, the device default values are invoked. The FAH4820 allows programming through the registers: the VLDO out, over drive, power down, and others functions. The device functions without any $I^{2} \mathrm{C}$ input signals connected.

## Thermal Shutdown

If the junction temperature is above $150^{\circ} \mathrm{C}$, the temperature control block shuts down and stays off until the temperature is below $134^{\circ} \mathrm{C}$. The register values are kept as written so that it's not required to initialize again.

## Over-Current Limitation

The driver includes a current-limitation block to protect against an over-current condition, mainly caused by a stuck-rotor condition. Over-current protection limitation is 500 mA , typical.

## Over-Drive Motor Control

A common approach to driving DC motors is to overdrive a voltage that overcomes the inertia of the motor's mass. The motor is often overdriven for a short time before returning to the rated voltage to sustain rotation. The FAN4820 block can over-drive a motor up to the $V_{D D}$ voltage.

## Over-Drive Duration

It is important that over-drive time not damage the motor. The over-drive duration must be dependent on the motor datasheet and care must be taken not to assert an over-voltage condition over the rated time limit of the motor.

## Status Registers

The FAH4820 has a status register set that monitors LDO input voltage, regulator output voltage, and overtemperature status.


## RECOMMENDED LAND PATTERN



## NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION W3030D-5.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
D. LAND PATTERN IPC REFERENCE : SON50P300X300X100-11N.
E. DRAWING FILENAME: MKT-UMLP10Jrev1.
F. FAIRCHILD SEMICONDUCTOR.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

