











**TPS65135** SLVS704C - NOVEMBER 2011 - REVISED JANUARY 2017

# **TPS65135 Single-Inductor, Multiple-Output Regulator**

#### **Features**

- Single-Inductor, Multiple-Output Topology
- 2.5-V to 5.5-V Input Voltage Range
- 750-mW Output Power at  $V_1 = 2.9 \text{ V}$
- Positive Output Voltages Up to 6 V
- Negative Output Voltage Down to -7 V
- 1% Output Voltage Accuracy
- Up to 50% Output Current Mismatch Allowed
- **Excellent Line Regulation**
- Advanced Power-Save Mode for Light-Load Efficiency
- Low-Noise Operation
- Out-of-Audio Mode
- Short-Circuit Protection
- Thermal Shutdown
- 3-mm × 3-mm Thin QFN Package

#### **Applications** 2

- **AMOLED Display Power Supplies**
- **LCD Power Supplies**
- Split-Rail Power Supplies for Op-Amps, Data Converters, Data Interfaces, etc.

# 3 Description


The TPS65135 device is a high-efficiency split-rail power supply. Thanks to its single-inductor, multipleoutput (SIMO) topology, the converter uses very few external components. The device operates with a buck-boost topology and generates positive and negative output voltages above or below the input supply voltage. The SIMO topology achieves excellent line and load regulation, which is necessary, for example, to avoid disturbance of a mobile phone display as a result of input voltage variations that occur during periods mobile transmit in communication systems. The device can also be used as a general-purpose split-rail supply as long as the output current mismatch between the rails is less than 50%.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65135	WQFN (16)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Typical Application Schematic**





# **Table of Contents**

1	Features 1	7.4 Device Functional Modes 1
2	Applications 1	8 Application and Implementation 12
3	Description 1	8.1 Application Information 13
4	Revision History2	8.2 Typical Application1
5	Pin Configuration and Functions3	9 Power Supply Recommendations 19
6	Specifications4	10 Layout 19
•	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines1
	6.2 ESD Ratings	10.2 Layout Example2
	6.3 Recommended Operating Conditions 4	11 Device and Documentation Support 2
	6.4 Thermal Information	11.1 Device Support2
	6.5 Electrical Characteristics5	11.2 Receiving Notification of Documentation Updates 2
	6.6 Typical Characteristics	11.3 Community Resources2
7	Detailed Description 7	11.4 Trademarks2
	7.1 Overview 7	11.5 Electrostatic Discharge Caution2
	7.2 Functional Block Diagram 8	11.6 Glossary2
	7.3 Feature Description9	12 Mechanical, Packaging, and Orderable Information


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	anges from Revision B (June 2015) to Revision C	age
•	Changed L2 pin numbers From: 1 and 14 To: 13 and 14 in the <i>Pin Functions</i> table	3
<u>•</u>	Changed PGND pin numbers From: 11 and 11 To: 11 and 12 in the <i>Pin Functions</i> table	3
CI	anges from Revision A (November 2011) to Revision B	age
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Moved output current mismatch to Recommended Operating Conditions	4
<u>•</u>	Moved maximum output power to Recommended Operating Conditions	4
CI	anges from Original (November 2011) to Revision A	age
•	Changed the UVLO threshould max value for V <sub>IN</sub> falling From: 2 V To 2.1 V	5



# 5 Pin Configuration and Functions



## **Pin Functions**

PII	N				
NAME NO.		I/O	DESCRIPTION		
EN	8	ı	Input pin to enable the device. Pulling this pin high enables the device. This pin has an internal 500-k $\Omega$ pull-down resistor.		
FB	7	I	Feedback regulation point for the positive output voltage rail		
FBG	6	I	Feedback regulation point for the negative output voltage rail		
GND	5	-	Analog ground		
1.4	15	1/0	laduates terminal		
L1	16	1/0	Inductor terminal		
1.2	13	1/0	Inductor terminal		
L2	14	1/0	inductor terminar		
OUTN	2	0	Negative autout		
OUTN	3	U	Negative output		
OUTP	9	0	Positive output		
OUTP	10	O	Positive output		
PGND	11		Dower ground		
PGND	12	_	Power ground		
VAUX	4	I/O	Reference voltage output. This pin requires a 100-nF capacitor for stability.		
VIN	1	1	Input supply		
Exposed thermal pad	_	_	Connect this pad to ground		



# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Voltage	VIN, EN, VAUX, FB, OUTP, L2	-0.3	7	V
	L1, OUTN	-8	7	V
	FBG	-0.3	0.3	V
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Operating ambient temperature, T <sub>A</sub>		-40	85	°C
Storage temperature, T <sub>stq</sub>		<b>–65</b>	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine model (MM)	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
VI	Input voltage range	2.5		5.5	V
I <sub>O(POS)</sub> /  I <sub>O(NEG)</sub>	Output current mismatch	0.5		2	
Po	Output power ( $V_I = 2.9 \text{ V}, V_{O(POS)} - V_{O(NEG)} \le 10 \text{ V}$ )			750	mW
L	Inductor <sup>(1)</sup>	1	2.2	4.7	μΗ
C <sub>(IN)</sub>	Input Capacitor <sup>(1)</sup>	4.7	10		μF
C <sub>O(POS)</sub> , C <sub>O(NEG)</sub>	Output Capacitors <sup>(1)</sup>	4.7	10	20	μF
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

<sup>(1)</sup> Please refer to Application Information for further information

#### 6.4 Thermal Information

		TPS65135		
	THERMAL METRIC <sup>(1)</sup>	RTE (WQFN)	UNIT	
		16 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	4.3	°C/W	
ΨЈΤ	Junction-to-top characterization parameter	16.9	°C/W	
ΨЈВ	Junction-to-board characterization parameter	0.4	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	16.8	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

All voltage values are with respect to ground.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics


 $V_I = 3.7$  V,  $V_{(EN)} = V_I$ ,  $V_{O(POS)} = 5$  V,  $V_{O(NEG)} = -5$  V,  $T_A = -40^{\circ}$ C to 85°C; typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENT		11			
VI	Input voltage range		2.5		5.5	V
I <sub>I(standby)</sub>	Quiescent current	EN = H; measured into VIN pin		7		mA
	Shutdown current	EN = L; measured into VIN pin		0.1	2	μΑ
UNDERVO	LTAGE LOCKOUT		·			
	Input threshold voltage (VIN) (undervoltage lockout)	V <sub>I</sub> rising		2	2.3	V
		V <sub>I</sub> falling		1.8	2.1	V
THERMAL	SHUTDOWN		11.		•	
	Thermal shutdown junction temperature			140		°C
	Thermal shutdown hysteresis			5		°C
ENABLE			11.		•	
	High-level input voltage (EN)	V <sub>I</sub> = 2.5 V to 5.5 V	1.2			V
	Low-level input voltage (EN)	V <sub>I</sub> = 2.5 V to 5.5 V			0.4	V
R <sub>(EN)</sub>	Pull-down resistor (EN)		200	500	900	kΩ
OUTPUT						
V <sub>O(POS)</sub>	Positive output voltage range		3		6	V
	Threshold voltage (OUTP) (overvoltage protection)	I <sub>O(POS)</sub> = 10 mA	6.1	7		V
V <sub>O(NEG)</sub>	Negative output voltage range		-7		-2.5	V
	Threshold voltage (OUTN) (overvoltage protection)	I <sub>O(NEG)</sub> = -10 mA		-7.6	-7.1	V
V <sub>ref1</sub>	Positive output reference voltage		-1%	1.24	+1%	V
V <sub>ref2</sub>	Negative output reference voltage		-10	0	10	mV
	MOSFET on-state resistance (Q1)	I <sub>D(Q1)</sub> = 100 mA		250		mΩ
	MOSFET on-state resistance (Q2)	I <sub>D(Q2)</sub> = 100 mA		200		mΩ
	MOSFET on-state resistance (Q3)	I <sub>D(Q3)</sub> = 100 mA		500		mΩ
	MOSFET on-state resistance (Q4)	I <sub>D(Q4)</sub> = 100 mA		300		mΩ
	Q2 switch current limit	V <sub>I</sub> = 3.7 V	0.9	1.2	1.6	^
$I_{D(Q2)}$ max	Q∠ Switch current limit	V <sub>I</sub> = 2.5 V	1	1.5	1.9	Α



# 6.6 Typical Characteristics

 $V_{I}$ = 3.7 V and  $T_{A}$  = 25°C unless otherwise noted



Submit Documentation Feedback

Copyright © 2011–2017, Texas Instruments Incorporated



# 7 Detailed Description

#### 7.1 Overview

The TPS65135 device uses a four-switch buck-boost converter topology to generate one negative and one positive output voltage with a single inductor. The device uses a SIMO topology to achieve excellent line transient response, buck-boost mode for both outputs, and high efficiency over the entire output current range. High efficiency over the entire load-current range is implemented by reducing the converter switching frequency under low load conditions. Out-of-audio mode prevents the switching frequency going below 20 kHz.

The converter operates with two control loops. One error amplifier controls the positive output voltage  $V_{O(POS)}$  so that the FB pin is regulated to 1.24 V. A second error amplifier controls the negative output voltage  $V_{O(NEG)}$  so that the FBG pin is regulated to 0 V. An external feedback divider allows both output voltages to be set to the desired value. In principle, the SIMO converter topology operates just like any other buck-boost converter topology, with the difference that the output voltage across the inductor is the sum of the positive and negative output voltages. With this consideration all calculations of the buck-boost converter apply for this topology as well. During the first part of a switching cycle Q1 and Q2 are closed, connecting the inductor from  $V_1$  to ground. During the second part of a switching cycle, the inductor discharges to the positive and negative outputs by closing switches Q4 and Q3. Because the inductor is discharged to both of the outputs simultaneously, the output voltages can be higher or lower than the input voltage. The converter operates best when the positive output current  $I_{O(POS)}$  is equal to the negative output current  $I_{O(NEG)}$ , for example, as is the case when driving an AMOLED display. However, asymmetries of up to 50% in load current can be canceled out by the used topology. In such cases, a third part of the switching cycle is implemented, during which either Q3 is turned off and Q1 is turned on (as is the case when  $I_{O(POS)} > I_{O(NEG)} > I_{O(NEG)} > I_{O(NEG)}$ ) or Q4 is turned off and Q2 is turned on (as is the case when  $I_{O(NEG)} > I_{O(NEG)} > I_{O(NEG)}$ ) (see Table 1).


During light loads the converter operates in DCM, using peak-current control and a switching frequ3ency determined by a voltage-controlled oscillator (VCO). At higher load currents the converter operates in CCM with a switching frequency controlled by a fixed off-time. The SIMO regulator topology achieves its best line transient response when operating in DCM.

**Table 1. Switch Control** 

Switching Cycle	Q1	Q2	Q3	Q4	Remark
Part 1	On	On	Off	Off	
Part 2	Off	Off	On	On	
Dort 2	On	Off	Off	On	If $I_{O(POS)} >  I_{O(NEG)} $
Part 3	Off	On	On	Off	If $ I_{O(NEG)}  > I_{O(POS)}$



# 7.2 Functional Block Diagram





#### 7.3 Feature Description

## 7.3.1 Advanced Power-Save Mode for Light-Load Efficiency

In order to maintain high efficiency over the entire load current range, the converter reduces its switching frequency as the load current decreases. The advanced power-save mode controls the switching frequency using a voltage-controlled oscillator (VCO). The VCO frequency is proportional to the inductor peak current, with a lower frequency limit of 20 kHz; but in typical applications the frequency does not go below 100 kHz. This avoids disturbance of the audio band and minimizes audible noise coming from the ceramic input and output capacitors. By maintaining a controlled switching frequency, potential EMI is minimized. This is especially important when using the device in mobile phones. See Figure 24 for typical switching frequency versus load current. For zero load an internal shunt regulator ensures stable output voltage regulation.

#### 7.3.2 Buck-Boost Mode Operation

Buck-boost mode operation allows the input voltage to be higher or lower than the output voltage. This mode allows the use of batteries and supply voltages that are above the positive output voltage.

#### 7.3.3 Inherently Good Line-Transient Regulation

The SIMO regulator achieves inherently good line-transient response when operating in discontinuous conduction mode (DCM), as shown in Figure 14 and Figure 15. In DCM, the current delivered to the output is determined by the peak value and slope of the inductor current. This is illustrated in Figure 7, where the average output current, shown by the shaded area, is the same for different input voltages. Because the converter uses peak-current-mode control, the peak current is fixed as long as the load current is fixed. The falling slope of the inductor current is given by the difference between the positive and negative output voltages and the inductor value; it is independent of the input voltage. As a result, any change in input voltage changes the converter duty cycle but not the peak value or slope of the inductor current when discharging. The average output current, given by the area A (Figure 7), therefore remains constant over any input voltage variation. Entering continuous conduction mode (CCM) linearly decreases the line-transient performance; however, the line-transient response in CCM is still as good as any standard current-mode switching converter.




Figure 7. Inherently Good Line-Transient Regulation

The following formulas describe the operation of the TPS65135 device when operating in CCM with equal positive and negative output currents. The converter always sees the sum VO of the magnitude of the positive and negative output voltages, as given by

$$\mathsf{V}_\mathsf{O} = \mathsf{V}_\mathsf{O(POS)} + \left| \mathsf{V}_\mathsf{O(NEG)} \right|$$

where

V<sub>O(POS)</sub> is the positive output voltage

• and V<sub>O(NEG)</sub> is the negative output voltage. (1)

The converter duty cycle is calculated using the efficiency estimation from datasheet curves or from real application measurements. A value of 70% for the efficiency η is a good starting assumption for most applications.

(2)

(4)

(5)

### **Feature Description (continued)**

$$D = \frac{V_O}{\eta V_I + V_O}$$

where

- D is the duty cycle of Q2
- and η is the converter efficiency.

Now the output current for entering CCM can be calculated. The switching frequency can be obtained from the data sheet graphs. A frequency of 1.5 MHz is a good assumption for these calculations.

$$I_{O(CCM)} = \frac{V_O(1-D)^2}{2fL}$$

where

- I<sub>O(CCM)</sub> is the value of output current at which continuous conduction starts;
- f is the converter switching frequency;
- and L is the inductance connected between the L1 and L2 pins.

  (3)

The inductor ripple current when operating in CCM can also be calculated

$$I_{(L)(PP)} = \frac{DV_I}{fL}$$

where

Finally, the converter switch peak current can be calculated

$$I_{(L)M} = \frac{I_O}{1 - D} + \frac{I_{(L)(PP)}}{2}$$

where

I<sub>(L)M</sub> is the peak (that is, maximum) inductor current.

#### 7.3.4 Overvoltage Protection

The device monitors the positive and negative output voltages and reduces the current limit when either (or both) of the output voltages exceeds its overvoltage protection threshold. The positive output voltage is clamped to 7 V and the negative output voltage to -7.6 V.

#### 7.3.5 Short-Circuit Protection

Both outputs are protected against short circuits either to ground or to the other output. The device's switching frequency and current limit are reduced in case of a short circuit.

#### 7.3.6 Soft-Start Operation

The device increases the current limit during soft-start operation to avoid high inrush currents during start up. The current limit typically ramps up to its maximum value within 100 µs.



### **Feature Description (continued)**

#### 7.3.7 Output-Current Mismatch

The device operates best when the current of the positive output is similar to the current of the negative output. However, the device is able to regulate an output current mismatch of up to 50% (See Figure 26 for typically allowed currents, only 50% mismatch is specified). If the output-current mismatch becomes much larger one of the outputs goes out of regulation and finally the device shuts down. In case of zero load of one output the other output can support up to 5 mA. The device automatically recovers when the mismatch is reduced. The formula below can be used to calculate the maximum supported current mismatch.

$$0.5 \le \left| \frac{I_{O(POS)}}{I_{O(NEG)}} \right| \le 2 \tag{6}$$

#### 7.3.8 Setting the Output Voltages

The output voltages are set by the three feedback resistors R1, R2, and R3 (Figure 8). R1 and R2 set the positive output voltage  $V_{O(POS)}$  and R2 and R3 set the negative output voltage  $V_{O(NEG)}$ . To reduce the circuit's sensitivity to noise, it is recommended to choose R2 so that a current of at least 10  $\mu$ A flows through the feedback resistors. Equation 7 can be used to calculate a suitable value for R2.

$$R2 = \frac{V_{\text{ref1}}}{I_{(R2)}} = \frac{1.24 \text{ V}}{10 \text{ }\mu\text{A}} = 124 \text{ }k\Omega \tag{7}$$

The positive output voltage V<sub>O(POS)</sub> is given by

$$V_{O(POS)} = V_{ref1} \left( 1 + \frac{R1}{R2} \right) \tag{8}$$

The negative output voltage V<sub>O(NEG)</sub> is given by

$$V_{O(NEG)} = -V_{ref1} \left(\frac{R3}{R2}\right) \tag{9}$$

### 7.4 Device Functional Modes

#### 7.4.1 Operation with 2.5 $V \le V_1 \le 5.5 V$

The recommended input supply voltage is 2.5 V to 5.5 V. Within this range the device operates normally and achieves its specified performance.

# 7.4.2 Operation with $V_1 < 2.5 \text{ V}$

The recommended minimum input supply voltage is 2.5 V. The device continues to operate with input supply voltages lower than 2.5 V, however, its performance is not specified. The device does not operate with input supply voltages below the UVLO threshold.

#### 7.4.3 Operation with $V_1 > 5.5 \text{ V}$

The recommended maximum input supply voltage is 5.5 V. As long as the absolute maximum voltage is not exceeded, the device will not be damaged by input supply voltages greater than 5.5 V, however, its performance is not specified.

### **Device Functional Modes (continued)**

#### 7.4.4 Operation with EN

When EN = L the device is disabled and switching is inhibited. When EN = H the device is enabled and its start-up sequence begins. If the EN pin is left floating an internal 500-k $\Omega$  resistor pulls this pin to ground.

# 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPS65135 device can be used to generate spilt-rail supplies from input supply voltages in the range 2.5 V to 5.5 V and has been optimized for use with 3.3-V rails of single-cell Li-ion batteries. It can generate positive output voltages up to 6 V and negative voltages down to –7 V with buck-boost action (i.e. the input supply voltage may be above or below the positive output voltage), as long as the output current mis-match is 50% or less. Both outputs are controlled by the EN pin: a high logic level enables both outputs, and a low logic level disables them. An integrated UVLO function disables the device when the input supply voltage is too low for proper operation.

### 8.2 Typical Application

Figure 8 shows a typical application for a ±5-V AMOLED display supply.




Figure 8. Standard Application ±5-V Supply

#### 8.2.1 Design Requirements

Table 2 shows the design requirements for a ±5-V AMOLED supply application used as an example to illustrate the design process.



# **Typical Application (continued)**

**Table 2. Design Parameters** 

PARAMETER	SYMBOL	EXAMPLE VALUE
Input Supply Voltage Range	V <sub>I</sub>	2.5 V to 5.5 V
Positive Output Voltage	$V_{O(POS)}$	5 V
Negative Output Voltage	$V_{O(NEG)}$	−5 V
Maximum Positive Output Current	I <sub>O(POS)</sub> max	80 mA
Maximum Negative Output Current	I <sub>O(NEG)</sub> max	–80 mA

#### 8.2.2 Detailed Design Procedure

## 8.2.2.1 Choosing a Suitable Inductor

The TPS65135 device is internally compensated and operates best with a 2.2-µH inductor. For this type of converter, selection of the inductor is a key element in the design process because it has a big impact on the efficiency, the line and load transient response, and the maximum output current the device is able to deliver. Because the inductor ripple current is fairly large in the SIMO topology, the inductor core losses largely determine converter efficiency. As a result, an inductor with a relatively large dc winding resistance (DCR) but low core losses can often achieve higher converter efficiencies than other inductors with lower DCR but higher core losses.

As previously described, the converter's line transient response is highest when the converter operates in DCM, and since larger inductor values cause the converter to enter CCM operation at lower load currents, smaller inductor values give the best line transient response. The formula to calculate the output current at which the converter enters CCM operation is shown in Equation 3. The inductors listed in Table 3 achieve a good overall converter efficiency while having a low height. The first two TOKO inductors achieve the highest efficiency (almost identical) followed by the LPS3008. The best compromise between efficiency and inductor size is given by the XFL2006 inductor. The inductor saturation current should typically be 1 A or higher, however, if the output current required by the application is low, inductors with smaller saturation current ratings may be considered.

**Table 3. Inductor Selection** 

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS in mm	I <sub>sat</sub> / DCR
	TOKO DFE252010C	2.5 x 2 x 1	1.9 A / 130 m $\Omega$
	TOKO DFE252012C	2.5 x 2 x 1.2	2.2 A / 90 m $\Omega$
	Coilcraft XFL2006-222	2 × 1.9 × 0.6	$0.8~\text{A}$ / $278~\text{m}\Omega$
2.2	Coilcraft LPS3008-222	3 × 3 × 0.8	1.1 A / 175 m $\Omega$
2.2 μΗ	Samsung CIG2MW2R2NNE	2 × 1.6 × 1	1.2 A / 110 m $\Omega$
	TOKO FDSE0312-2R2	3.3 × 3.3 × 1.2	1.2 A / 160 m $\Omega$
	ABCO LPF3010T-2R2	2.8 × 2.8 × 1	1.0 A / 100 mΩ
	Maruwa CXFU0208-2R2	$2.65 \times 2.65 \times 0.8$	0.85 A / 185 m $\Omega$

#### 8.2.2.2 Choosing Suitable Input and Output Capacitors

The TPS65135 device typically requires a 10-µF ceramic input capacitor. Larger values can be used to lower the input voltage ripple. Table 4 lists capacitors suitable for use on the TPS65135 input.

**Table 4. Input Capacitor Selection** 

CAPACITOR	COMPONENT SUPPLIER	SIZE			
10 μF / 6.3V	Murata GRM188R60J106ME84D	0603			
10 μF / 6.3 V	Taiyo Yuden JMK107BJ106	0603			



A 4.7-µF output capacitor is generally sufficient for most applications, but larger values can be used as well for improved load- and line-transient response at higher load currents. The capacitors of Table 5 have been found to work well with the TPS65135 device.

**Table 5. Output Capacitor Selection** 

CAPACITOR	COMPONENT SUPPLIER	SIZE
10 μF / 6.3 V	Murata GRM188R60J106ME84D	0603
4.7 μF / 10 V	Taiyo Yuden LMK107BJ475	0603
10 μF / 6.3 V	Taiyo Yuden JMK107BJ106	0603

## 8.2.2.3 Choosing Suitable Feedback Resistors

Equation 7 can be used to calculate a suitable value for R2, so that the recommended current of ≈10 µA flows through the feedback resistors.

The value of R1 can be calculated by rearranging Equation 7, so that

$$R1 = R2\left(\frac{V_{O(POS)}}{V_{ref1}} - 1\right)$$
(10)

Inserting R2 = 120 k $\Omega$ ,  $V_{ref1}$  = 1.24 V and  $V_{O(POS)}$  = 5 V into Equation 10, we get

R1 = 120 k
$$\Omega \left( \frac{5 \text{ V}}{1.24 \text{ V}} - 1 \right)$$
 = 363.9 k $\Omega$  (11)

The closest 1%-tolerance standard value is 365 k $\Omega$ , which will generate a nominal output voltage of 5.012 V.

The value of R3 can be calculated by rearranging Equation 9, so that

$$R3 = R2\left(\frac{\left|V_{O(NEG)}\right|}{V_{ref1}}\right) \tag{12}$$

Inserting R2 = 120 k $\Omega$ ,  $V_{ref1}$  = 1.24 V and  $V_{O(NEG)}$  = -5 V into Equation 12, we get

R3 = 120 k
$$\Omega \left( \frac{5 \text{ V}}{1.24 \text{ V}} \right)$$
 = 483.9 k $\Omega$  (13)

The closest 1%-tolerance standard value is 487 k $\Omega$ , which will generate a nominal output voltage of -5.032 V.

#### 8.2.2.4 Measurement Circuit

The following application curves were obtained using the circuit shown in Figure 9 and the external components listed in Table 6.






Figure 9. Measurement Circuit


**Table 6. Component List** 

Reference	Description	Manufacturer and Part Number				
C1, C2, C3	10 μF, 6.3 V, 0603, X5R, ceramic	Murata, GRM188R60J106ME84D				
C4	100 nF, 10 V, 0603, X7R, ceramic	Murata, GRM188R71H104KA93D				
L1	2.2 μH, 2.2 A, 90 mΩ, 2.5 mm × 2.0 mm × 1.2 mm	Toko, 1239AS-H-2R2M				
R1	Depending on the output voltage, 1%, (all measurements with ±5 V output voltage uses 365 kΩ)					
R2	Depending on the output voltage, 1%, (all measurements with ±5 V output voltage uses 120 kΩ)					
R3	Depending on the output voltage, 1%, (all measurements with ±5 V output voltage uses 487 kΩ)					
U1	TPS65135RTE	Texas Instruments				



#### 8.2.3 Application Curves


In the following curves  $V_I = 3.7 \text{ V}$ ,  $V_{O(POS)} = 5 \text{ V}$ ,  $V_{O(NEG)} = -5 \text{ V}$  unless otherwise noted. Where the symbol  $I_O$  is used, it implies that  $I_{O(POS)} = |I_{O(NEG)}|$ . All measurements at  $T_A = 25^{\circ}\text{C}$  unless otherwise noted.




Submit Documentation Feedback

Copyright © 2011–2017, Texas Instruments Incorporated









Submit Documentation Feedback

Copyright © 2011–2017, Texas Instruments Incorporated



# 9 Power Supply Recommendations

The TPS65135 device is designed to operate from an input supply voltage in the range 2.5 V to 5.5 V. If the input supply is located more than a few centimeters from the device additional bulk capacitance may be required. The 10-μF shown in the schematics in this data sheet are typical for this function.

# 10 Layout

## 10.1 Layout Guidelines


No PCB layout is perfect, and compromises are always necessary. However, the basic principles listed below (in order of importance) go a long way to achieving the full performance of the TPS65135 device.

- If possible, route discontinuous switching currents on the top layer, using short, wide traces to minimize stray
  inductance and resistance. For the TPS65135 device, the current flowing into the VIN, L1, L2, VPOS, VNEG
  and PGND pins is discontinuous. In the example layout below, vias are used to connect discontinuous return
  currents to the ground plane, as it is considered a slightly better approach with this device than forcing all
  currents to flow on the top layer.
- Place C1 and C4 as close as possible to the VIN and AVIN pins respectively.
- Place C2 and C3 as close as possible to the VPOS and VNEG pins respectively.
- Place L1 as close as possible to the L1 and L2 pins.
- Use a copper pour (preferably on layer 2) as a thermal spreader and connect it to the exposed thermal pad
  using the maximum number of thermal vias (see packaging information for more information on the
  recommended thermal vias).
- The copper pour described above can be used as a ground plane if it is not possible to route power ground signals on the top layer.



### 10.2 Layout Example

Figure 27 shows an example PCB layout based on the above principles.



- (A) Multiple vias used to connect thermal pad to copper pour on bottom or inner layer to conduct heat away and minimize loop area.
- (B) Output voltages sensed directly at output capacitors. Sensing traces kept separate from high-current-carrying traces.
- © C4 placed close to VAUX and GND pins. Traces connecting to C4 do not need to be especially wide, because they do not conduct high current.
- (D) C2 and C3 placed close to OUTP and OUTN pins and connected with wide traces to minimize parasitic inductance.
- © C1 placed close to VIN pin and connected with very wide traces to minimize parasitic inductance.
- F PGND connected to copper pour ground plane on bottom or inner layer to minimize loop area.

Figure 27. PCB Layout Example



# 11 Device and Documentation Support

#### 11.1 Device Support

## 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# PACKAGE MATERIALS INFORMATION

www.ti.com 28-Jan-2017

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65135RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 28-Jan-2017



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
	TPS65135RTER	WQFN	RTE	16	3000	367.0	367.0	35.0	

# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



# RTE (S-PWQFN-N16)


# PLASTIC QUAD FLATPACK NO-LEAD

# THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-3/U 08/15

NOTE: A. All linear dimensions are in millimeters



# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES: A. All I

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.