

## HI3026

8-Bit, 120 MSPS, Flash A/D Converter

FN4109  
Rev.3.00  
August 1997**Features**

- Differential Linearity Error .....  $\pm 0.5$  LSB
- Integral Linearity Error .....  $\pm 0.5$  LSB
- Integral Linearity Compensation Circuit
- Low Input Capacitance ..... 21pF
- Wide Analog Input Bandwidth ..... 150MHz
- Low Power Consumption ..... 760mW
- Internal  $1/2$  Frequency Divider Circuit (w/Reset Function)
- CLK/2 Clock Output
- Compatible with ECL, PECL and TTL Digital Input Levels
- 1:2 Demultiplexed Output Pin
- Surface Mounting Package
- Direct Replacement for Sony CXA3026Q

**Applications**

- RGB Graphics Processing (LCD, PDP)
- Digital Oscilloscopes
- Digital Communications (QPSK, QAM)
- Magnetic Recording (PRML)

**Description**


The HI3026 is an 8-bit, high-speed, flash analog-to-digital converter optimized for high speed, low power, and ease of use. With a 120 MSPS encode rate capability and full-power analog bandwidth of 150MHz, this component is ideal for applications requiring the highest possible dynamic performance.


To minimize system cost and power dissipation, only a +5V power supply is required. The HI3026's clock input interfaces directly to TTL, ECL, or PECL logic and will operate with single-ended inputs. The user may select 16-bit demultiplexed output or 8-bit single channel digital outputs. The demultiplexed mode interleaves the data through two 8-bit channels at  $1/2$  the clock rate. Operation in demultiplexed mode reduces the speed and cost of external digital interfaces, while allowing the A/D converter to be clocked to the full 120 MSPS conversion rate.

Fabricated with an advanced Bipolar process, the HI3026 is provided in a space-saving 48-lead MQFP surface mount plastic package and is specified over the -20°C to 75°C temperature range. For a faster clock rate, please refer to the HI3026A (140 MSPS).

**Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI3026JCQ	-20 to 75	48 Ld MQFP	Q48.12x12-S
HI3026EVAL	25	Evaluation Board	

**Pinout**

**Block Diagram**

**Absolute Maximum Ratings**  $T_A = 25^\circ\text{C}$ 

Supply Voltage (AV <sub>CC</sub> , DV <sub>CC1</sub> , DV <sub>CC2</sub> ) . . . . .	-0.5V to 7.0V
(DGND3) . . . . .	-0.5V to 7.0V
(DV <sub>EE3</sub> ) . . . . .	-7.0V to 0.5V
(DGND3 - DV <sub>EE3</sub> ) . . . . .	-0.5V to 7.0V
Analog Input Voltage (V <sub>IN</sub> ) . . . . .	V <sub>RT</sub> - 2.7V to AV <sub>CC</sub>
Reference Input Voltage (V <sub>RT</sub> ) . . . . .	2.7V to AV <sub>CC</sub>
(V <sub>RB</sub> ) . . . . .	V <sub>IN</sub> - 2.7V to AV <sub>CC</sub>
( V <sub>RT</sub> - V <sub>RB</sub>  ) . . . . .	2.5V
Digital Input Voltage	
ECL (***/E (Note 2)) . . . . .	DV <sub>EE3</sub> to 0.5V
PECL (***/E) . . . . .	-0.5V to DGND3
TTL (***/T, INV) . . . . .	-0.5V to DV <sub>CC1</sub>
Other (SELECT) . . . . .	-0.5V to DV <sub>CC1</sub>
V <sub>ID</sub> (***/E - ***N/E) (Note 3) . . . . .	2.7V

**Recommended Operating Conditions**

WITH A SINGLE POWER SUPPLY	MIN	TYP	MAX
Supply Voltage			
DV <sub>CC1</sub> , DV <sub>CC2</sub> , AV <sub>CC</sub> . . . . .	+4.75	+5.0	+5.25V
DGND1, DGND2, AGND . . . . .	-0.05	0	+0.05V
DGND3 . . . . .	+4.75	+5.0	+5.25V
DV <sub>EE3</sub> . . . . .	-0.05	0	+0.05V
Analog Input Voltage (V <sub>IN</sub> ) . . . . .	V <sub>RB</sub>	-	V <sub>RT</sub>
Reference Input Voltage			
V <sub>RT</sub> . . . . .	+2.9	-	+4.1V
V <sub>RB</sub> . . . . .	1.4	-	+2.6V
V <sub>RT</sub> - V <sub>RB</sub>   . . . . .	1.5	-	2.1V
Digital Input Voltage			
PECL (***/E) V <sub>IH</sub> . . . . .	DGND3 - 1.05	DGND3 - 1.4V	
PECL (***/E) V <sub>IL</sub> . . . . .	DGND3 - 3.2	DGND3 - 1.4V	
TTL (***/T, INV) V <sub>IH</sub> . . . . .	2.0V	-	-
TTL (***/T, INV) V <sub>IL</sub> . . . . .	-	-	0.8V
Other (SELECT) V <sub>IH</sub> . . . . .	-	DV <sub>CC1</sub>	-
Other (SELECT) V <sub>IL</sub> . . . . .	-	DGND1	-
V <sub>ID</sub> (Note 3) (***/E - ***N/E) . . . . .	0.4	0.8	-
Max Conversion Rate (f <sub>C</sub> , Straight Mode) . . . . .	100	-	-
		MSPS	
Max Conversion Rate (f <sub>C</sub> , DMUX Mode) . . . . .	120	-	-
		MSPS	
Ambient Temperature (T <sub>A</sub> ) . . . . .	-20°C to 75°C		

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.
2. \*\*\*/E and \*\*\*/T indicate CLK/E and CLK/T, etc., for the pin name.
3. V<sub>ID</sub>: Input Voltage Differential.

**Electrical Specifications** DV<sub>CC1,2</sub>, AV<sub>CC</sub>, DGND3 = +5V, DGND1,2, AGND, DV<sub>EE3</sub> = 0V, V<sub>RT</sub> = 4V, V<sub>RB</sub> = 2V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Resolution		-	8	-	Bits
<b>DC CHARACTERISTICS</b>					
Integral Linearity Error, E <sub>IL</sub>	V <sub>IN</sub> = 2V <sub>P-P</sub> , f <sub>C</sub> = 5 MSPS	-	-	±0.5	LSB
Differential Linearity Error, E <sub>DL</sub>		-	-	±0.5	LSB
<b>ANALOG INPUT</b>					
Analog Input Capacitance, C <sub>IN</sub>	V <sub>IN</sub> = +3.0V + 0.07V <sub>RMS</sub>	-	21	-	pF
Analog Input Resistance, R <sub>IN</sub>		4	-	50	kΩ
Analog Input Current, I <sub>IN</sub>			0	-	500

**Electrical Specifications** DV<sub>CC1, 2</sub>, AV<sub>CC</sub>, DGND3 = +5V, DGND1, 2, AGND, DV<sub>EE3</sub> = 0V, V<sub>RT</sub> = 4V, V<sub>RB</sub> = 2V,  
T<sub>A</sub> = 25°C (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>REFERENCE INPUT</b>					
Reference Resistance (Note 4), R <sub>REF</sub>		75	115	155	Ω
Reference Current (Note 5), I <sub>REF</sub>		9.7	17.4	28	mA
Offset Voltage V <sub>RT</sub> Side, EOT		2	-	15	mV
Offset Voltage V <sub>RB</sub> Side, EOB		2	-	10	mV
<b>DIGITAL INPUT (ECL, PECL)</b>					
Digital Input Voltage: High, V <sub>IH</sub>		DGND3 - 1.05	-	DGND3 - 0.5	V
Digital Input Voltage: Low, V <sub>IL</sub>		DGND3 - 3.2	-	DGND3 - 1.4	V
Threshold Voltage, V <sub>TH</sub>		-	DGND3 - 1.2	-	V
Digital Input Current: High, I <sub>IH</sub>	V <sub>IH</sub> = DGND3 - 0.8V	-50	-	+50	μA
Digital Input Current: Low, I <sub>IL</sub>	V <sub>IL</sub> = DGND3 - 1.6V	-75	-	0	μA
Digital Input Capacitance		-	-	5	pF
<b>DIGITAL INPUT (TTL)</b>					
Digital Input Voltage: High, V <sub>IH</sub>		2.0	-	-	V
Digital Input Voltage: Low, V <sub>IL</sub>		-	-	0.8	V
Threshold Voltage, V <sub>TH</sub>		-	1.5	-	V
Digital Input Current: High, I <sub>IH</sub>	V <sub>IH</sub> = 3.5V	-50	-	0	μA
Digital Input Current: Low, I <sub>IL</sub>	V <sub>IL</sub> = 0.2V	-500	-	0	μA
Digital Input Capacitance		-	-	5	pF
<b>DIGITAL OUTPUT (TTL)</b>					
Digital Output Voltage: High, V <sub>OH</sub>	I <sub>OH</sub> = -2mA	2.4	-	-	V
Digital Output Voltage: Low, V <sub>OL</sub>	I <sub>OL</sub> = 1mA	-	-	0.5	V
<b>SWITCHING CHARACTERISTICS</b>					
Maximum Conversion Rate, f <sub>C</sub>	DMUX Mode	120	-	-	MSPS
Aperture Jitter, t <sub>AJ</sub>		-	10	-	ps
Sampling Delay, t <sub>PS</sub>		3	4.5	6	ns
Clock High Pulse Width, t <sub>PW1</sub>	CLK	3.2	-	-	ns
Clock Low Pulse Width, t <sub>PW0</sub>	CLK	3.2	-	-	ns
Reset Pulse Width, t <sub>PWR</sub> (Note 6)	RESETN	t x 2	-	-	ns
RESET Signal Setup Time, t <sub>RS</sub>	RESETN-CLK	3.5	-	-	ns
RESET Signal Hold Time, t <sub>RH</sub>	RESETN-CLK	0	-	-	ns
CLKOUT Output Delay, t <sub>DCLK</sub>	(C <sub>L</sub> = 5pF)	3.5	7	9	ns
Data Output Delay (Note 6), t <sub>DO1</sub> t <sub>DO2</sub>	DEMUX Mode (C <sub>L</sub> = 5pF)	t	t + 1	t + 2	ns
	(C <sub>L</sub> = 5pF)	4.5	8	10	ns
Output Rise Time, t <sub>r</sub>	0.8 to 2.0V (C <sub>L</sub> = 5pF)	-	2	-	ns
Output Fall Time, t <sub>f</sub>	0.8 to 2.0V (C <sub>L</sub> = 5pF)	-	2	-	ns
<b>DYNAMIC CHARACTERISTICS</b>					
Input Bandwidth	V <sub>IN</sub> = 2V <sub>P-P</sub> , -3dB	150	-	-	MHz
S/N Ratio	f <sub>C</sub> = 120 MSPS, f <sub>IN</sub> = 1kHz Full Scale, DMUX Mode	-	46	-	dB
	f <sub>C</sub> = 120 MSPS, f <sub>IN</sub> = 29.999MHz Full Scale, DMUX Mode	-	40	-	dB

**Electrical Specifications** DV<sub>CC1, 2</sub>, AV<sub>CC</sub>, DGND3 = +5V, DGND1, 2, AGND, DV<sub>EE3</sub> = 0V, V<sub>RT</sub> = 4V, V<sub>RB</sub> = 2V,  
T<sub>A</sub> = 25°C (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Error Rate (Note 7)	f <sub>C</sub> = 120 MSPS, f <sub>IN</sub> = 1kHz Full Scale, DMUX Mode, Error > 16 LSB	-	-	10 <sup>-12</sup>	TPS
	f <sub>C</sub> = 120 MSPS, f <sub>IN</sub> = 29.999MHz Full Scale, DMUX Mode, Error > 16 LSB	-	-	10 <sup>-9</sup>	TPS
	f <sub>C</sub> = 100 MSPS, f <sub>IN</sub> = 24.999MHz Full Scale, Straight Mode, Error > 16 LSB	-	-	10 <sup>-9</sup>	TPS
<b>POWER SUPPLY</b>					
Supply Current, I <sub>CC</sub>		125	145	185	mA
Supply Current, I <sub>EE</sub>		0.4	0.6	0.8	mA
Power Consumption (Note 8), P <sub>D</sub>		660	760	960	mW

## NOTES:


4. R<sub>REF</sub>: Resistance value between V<sub>RT</sub> and V<sub>RB</sub>.

$$5. I_{REF} = \frac{V_{RT} - V_{RB}}{R_{REF}}.$$

$$6. T = \frac{1}{f_C}.$$

7. The unit of measure TPS: Times Per Sample.

$$8. P_D = (I_{CC} + I_{EE}) \cdot V_{CC} + \frac{(V_{RT} - V_{RB})^2}{V_{REF}}.$$

**Timing Diagrams**FIGURE 1. DEMUX MODE TIMING CHART (SELECT = V<sub>CC</sub>)

## Timing Diagrams




FIGURE 2. STRAIGHT MODE TIMING CHART (SELECT = GND)




FIGURE 3. ECL AND PECL SWITCHING LEVEL

## Pin Descriptions

PIN NO	SYMBOL	I/O	TYPICAL VOLTAGE LEVEL	EQUIVALENT CIRCUIT	DESCRIPTION
3, 10	AGND		GND		Analog Ground. Separated from the digital ground.
5, 8	AV <sub>CC</sub>		+5V (Typ)		Analog Power Supply. Separated from the digital power supply.
20, 29 32, 41	DGND1 DGND2		GND		Digital Ground.
19, 30 31, 42	DV <sub>CC1</sub> DV <sub>CC2</sub>		+5V (Typ)		Digital Power Supply.
12	DGND3		+5V (Typ) (With a Single Power Supply) GND (With Dual Power Supplies)		Digital Power Supply. Ground for ECL input. -5V for PECL and TTL input.

**Pin Descriptions** (Continued)

PIN NO	SYMBOL	I/O	TYPICAL VOLTAGE LEVEL	EQUIVALENT CIRCUIT	DESCRIPTION
1	DV <sub>EE3</sub>		GND (With a Single Power Supply)		Digital Power Supply. Ground for ECL input. -5V for PECL and TTL input.
			+5V (Typ) (With Dual Power Supplies)		
16, 17, 18	NC				No Connect pin. Not connected with the internal circuits.
13	CLK/E	I	ECL/PECL		Clock Input.
14	CLK/NE	I			CLK/E Complementary Input. When left open, this pin goes to the threshold potential. Only CLK/E can be used for operation, but complementary input is recommended to attain fast and stable operation.
48	RESETN/E	I			Reset Input. When the input is set to low level, the built-in CLK frequency divider circuit can be reset.
47	RESET/E	I			RESETN/E Complementary Input. When left open, this pin goes to the threshold voltage. Only RESETN/E can be used for operation.
15	CLK/T	I			Clock input.
46	RESETN/T	I	TTL		Reset Input. When left open, this input goes to high level. When the input is set to low level, the built-in CLK frequency divider circuit can be reset.
44	INV	I			Data Output Polarity Inversion Input. When left open, this input goes to high level. (See Table 1; I/O Correspondence Table).
45	SELECT				Data Output Mode Selection. (See Table 2; Operating Mode Table).

**Pin Descriptions** (Continued)

PIN NO	SYMBOL	I/O	TYPICAL VOLTAGE LEVEL	EQUIVALENT CIRCUIT	DESCRIPTION
11	$V_{RT}$	I	4.0V (Typ)		Top Reference Voltage. Bypass to AGND with a 1μF tantal capacitor and a 0.1μF chip capacitor.
9	$V_{RM3}$		$V_{RB} + \frac{3}{4}(V_{RT} - V_{RB})$		Reference Voltage Mid Point. Bypass to AGND with a 0.1μF chip capacitor.
7	$V_{RM2}$		$V_{RB} + \frac{2}{4}(V_{RT} - V_{RB})$		Reference Voltage Mid Point. Bypass to AGND with a 0.1μF chip capacitor.
4	$V_{RM1}$		$V_{RB} + \frac{1}{4}(V_{RT} - V_{RB})$		Reference Voltage Mid Point. Bypass to AGND with a 0.1μF chip capacitor.
2	$V_{RB}$	I	2.0V (Typ)		Bottom Reference Voltage. Bypass to AGND with a 1μF tantal capacitor and a 0.1μF chip capacitor.
6	$V_{IN}$	I	$V_{RT}$ to $V_{RB}$		Analog Input.
33 to 40	P1D0 to P1D7	O	TTL		Port 1 Side Data Output.
21 to 28	P2D0 to P2D7	O	TTL		Port 2 Side Data Output.
43	CLKOUT	O			Clock Output. (See Table 2; Operating Mode Table).

TABLE 1. A/D CODE TABLE

V <sub>IN</sub>	STEP	INV			
		1		0	
		D7	D0	D7	D0
V <sub>RT</sub>	255	1 1 1 1 1 1 1 1	1	0 0 0 0 0 0 0 0	0
	254	1 1 1 1 1 1 1 0	0	0 0 0 0 0 0 0 1	1
	•	•	•	•	•
	•	•	•	•	•
	•	•	•	•	•
	128	1 0 0 0 0 0 0 0	0	0 1 1 1 1 1 1 1	1
V <sub>RM2</sub>	127	0 1 1 1 1 1 1 1	1	0 0 0 0 0 0 0 0	0
	•	•	•	•	•
	•	•	•	•	•
	•	•	•	•	•
	1	0 0 0 0 0 0 0 1	1	1 1 1 1 1 1 1 0	0
	0	0 0 0 0 0 0 0 0	1	1 1 1 1 1 1 1 1	1
V <sub>RB</sub>	0	0 0 0 0 0 0 0 0	1	1 1 1 1 1 1 1 1	1

### Notes on Operation

- The HI3026 is a high-speed A/D converter which is capable of TTL, ECL and PECL level clock input. Characteristic impedance should be properly matched to ensure optimum performance during high-speed operation.
- The power supply and grounding have a profound influence on converter performance. The power supply and grounding method are particularly important during high-speed operation. General points for caution are as follows:
  - The ground pattern should be as large as possible. It is recommended to make the power supply and ground patterns wider at an inner layer using a multi-layer board.

- To prevent interference between AGND and DGND and between AV<sub>CC</sub> and DV<sub>CC</sub>, make sure the respective patterns are separated. To prevent a DC offset in the power supply pattern, connect the AV<sub>CC</sub> and DV<sub>CC</sub> lines at one point each, via a ferrite-bead filter. Shorting the AGND and DGND patterns in one place immediately under the A/D converter improves A/D converter performance.

- Ground the power supply pins (AV<sub>CC</sub>, DV<sub>CC1</sub>, DV<sub>CC2</sub>, DV<sub>EE3</sub>) as close to each pin as possible with a 0.1μF or larger ceramic chip capacitor. (Connect the AV<sub>CC</sub> pin to the AGND pattern and the DV<sub>CC1</sub>, DV<sub>CC2</sub>, DV<sub>EE3</sub> pins to the DGND pattern).

- The digital output wiring should be as short as possible. If the digital output wiring is long, the wiring capacitance will increase, deteriorating the output slew rate and resulting in reflection to the output waveform since the original output slew rate is quite fast.

- The analog input pin V<sub>IN</sub> has an input capacitance of approximately 21pF. To drive the A/D converter with proper frequency response, it is necessary to prevent performance deterioration due to parasitic capacitance or parasitic inductance by using a large capacity drive circuit; keeping wiring as short as possible, and using chip parts for resistors and capacitors, etc.
- The V<sub>RT</sub> and V<sub>RB</sub> pins must have adequate bypass to protect them from high-frequency noise. Bypass them to AGND with approximately 1μF tantalum capacitor and, 0.1μF capacitor. At this time, approximately DGND3 - 1.2V voltage is generated. However, this is not recommended for use as threshold voltage V<sub>BB</sub> as it is too weak.

When the digital input level is ECL or PECL level, \*\*\*/E pins should be used and \*\*\*/T pins left open. When the digital input level is TTL, \*\*\*/T pins should be used and III/E pins left open.

### Test Circuits




FIGURE 4. CURRENT CONSUMPTION MEASUREMENT CIRCUIT




FIGURE 5. INTEGRAL LINEARITY ERROR/DIFFERENTIAL LINEARITY ERROR MEASUREMENT CIRCUIT


**Test Circuits** (Continued)

FIGURE 6. ERROR RATE MEASUREMENT CIRCUIT





FIGURE 7. SAMPLING DELAY/APERTURE JITTER MEASUREMENT CIRCUIT



NOTE: Where  $\sigma$  (LSB) is the deviation of the output codes when the largest slew rate point is sampled at the clock which has exactly the same frequency as the analog input signal, the aperture jitter  $t_{AJ}$  is:

$$t_{AJ} = \left( \sigma / \frac{\Delta U}{\Delta t} \right) = \sigma / \left( \frac{256}{2} \times 2\pi f \right).$$

FIGURE 8. APERTURE JITTER MEASUREMENT METHOD

**Operating Modes**

The HI3026 has two types of operating modes which are selected with Pin 45 (SELECT).

TABLE 2. OPERATING MODE TABLE

OPERATING MODE	SELECT	MAXIMUM CONVERSION RATE	DATA OUTPUT	CLOCK OUTPUT
DMUX Mode	V <sub>CC</sub>	120 MSPS	Demultiplexed Output 60 MBPS	The input clock is $1/2$ frequency divided and output at 60MHz.
Straight Mode	GND	100 MSPS	Straight Output 100 MBPS	The input clock is inverted and output at 100MHz.

**DMUX Mode (See Application Circuits, Figures 18, 19, 20)**

Set the SELECT pin to  $V_{CC}$  for this mode. In this mode, the clock frequency is divided by 2 in the IC, and the data is output after being demultiplexed by this  $1/2$  frequency divided clock. The  $1/2$  frequency divided clock, which has adequate setup time and hold time for the output data, is output from the CLK-OUT pin.

When using multiple HI3026 units in parallel in this mode, differences in the start timing of the  $1/2$  frequency divided clock may

cause operation as shown in the figure below. As a countermeasure, the HI3026 is equipped with a function which resets the  $1/2$  frequency divided clock. When resetting this clock, the RESET pulse must be input to the RESET pin. See the Timing Charts for the RESET pulse input timing. The A/D converter can operate at  $f_C$  (Min) = 120 MSPS in this mode.

**Straight Mode (See Application Circuits, Figures 21, 22, 23)**

Set the SELECT pin to GND for this mode. In this mode, data output can be obtained in accordance with the clock frequency applied to the A/D converter for applications which use the clock applied to the A/D converter as the system clock.

The A/D converter can operate at  $f_C$  (Min) = 100 MSPS in this mode.



**Digital Input Level and Supply Voltage Settings**

The logic input level for the HI3026 supports ECL, PECL and TTL levels.

The power supplies ( $DV_{EE3}$ ,  $DGND3$ ) for the logic input block must be set to match the logic input (CLK and RESET signals) level.

**TABLE 3. LOGIC INPUT LEVEL AND POWER SUPPLY SETTINGS**

DIGITAL INPUT LEVEL	$DV_{EE3}$	$DGND3$	SUPPLY VOLTAGE	APPLICATION CIRCUITS
ECL	-5V	0V	$\pm 5V$	Figures 18, 21
PECL	0V	+5V	+5V	Figures 19, 22
TTL	0V	+5V	+5V	Figures 20, 23

**FIGURE 9. WHEN THE RESET PULSE IS NOT USED****FIGURE 10. WHEN THE RESET PULSE IS USED**

### Typical Performance Curves




FIGURE 11. CURRENT CONSUMPTION vs AMBIENT TEMPERATURE CHARACTERISTICS




FIGURE 12. CURRENT CONSUMPTION vs CONVERSION RATE CHARACTERISTICS RESPONSE




FIGURE 13. ANALOG INPUT CURRENT vs ANALOG INPUT VOLTAGE CHARACTERISTICS




FIGURE 14. REFERENCE CURRENT vs AMBIENT TEMPERATURE CHARACTERISTICS




FIGURE 15. SNR vs INPUT FREQUENCY RESPONSE




FIGURE 16. ERROR RATE vs CONVERSION RATE CHARACTERISTICS


***Typical Performance Curves*** (Continued)

FIGURE 17. MAXIMUM CONVERSION RATE VS AMBIENT TEMPERATURE CHARACTERISTICS


***Application Circuits***

FIGURE 18. DMUX ECL INPUT


***Application Circuits (Continued)***

FIGURE 19. DMUX PECL INPUT




FIGURE 20. DMUX TTL INPUT


***Application Circuits*** (Continued)

FIGURE 21. STRAIGHT ECL INPUT

© Copyright Intersil Americas LLC 1997-2002. All Rights Reserved.  
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

---

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted  
in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

---

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

---

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)


***Application Circuits (Continued)***

FIGURE 22. STRAIGHT PECL INPUT




FIGURE 23. STRAIGHT TTL INPUT


***Application Circuits*** (Continued)

FIGURE 24. STRAIGHT MODE TTL I/O (WHEN A SINGLE POWER SUPPLY IS USED)