

A 12 V, 15 m Ω , 4 A Integrated Power Switch with VIN Lockout Select and Power Good Output

General Description


The SLG59H1127V is a high-performance, self-powered 15 m Ω NMOS power switch designed for all 4.5 to 12 V power rails up to 4A. Using a proprietary MOSFET design, the SLG59H1127V achieves a stable 15 m Ω RDS_{ON} across a wide input voltage range. Using Silego's proprietary CuFETTM technology, the SLG59H1127V package also exhibits a low thermal resistance for high-current operation.

Designed to operate over a -40°C to 85°C range, the SLG59H1127V is available in a low thermal resistance, RoHS-compliant, 1.6 x 3.0 mm STQFN package.

Features

- Wide Operating Input Voltage: 4.5 V to 13.2 V
- Maximum Continuous Switch Current: 4 A
- Automatic nFET SOA Protection
- High-performance MOSFET Switch Low RDS_{ON}: 15 m Ω at V_{IN} = 12 V Low Δ RDS_{ON}/ Δ V_{IN}: < 0.05 m Ω /V Low Δ RDS_{ON}/ Δ T: < 0.06 m Ω /°C
- Capacitor-adjustable Inrush Current Control
- Two stage Current Limit Protection: Resistor-adjustable Active Current Limit Internal Short-circuit Current limit
- Open-drain Power Good (PG) Signaling
- Open Drain FAULT Signaling
- Fast 4 kΩ Output Discharge
- Pb-Free / Halogen-Free / RoHS Compliant Packaging


Pin Configuration



(Top View)

Applications

- Enterprise Computing & Telecom Equipment 5V and 12V Point-of-Load Power Distribution
- PCI/PCIe Adapter Cards
- General-purpose High-voltage, Power-Rail Switching
- Multifunction Printers
- Fan Motor Control



Block Diagram and a 12V / 3 A Typical Application Circuit



Pin Description

Pin #	Pin Name	Туре	Pin Description
1	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59H1127V's state machine. ON is an asserted HIGH, level-sensitive CMOS input with V _{IL} < 0.3 V and V _{IH} > 0.9 V. As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited.
2	SEL	Input	Connect this pin to GND.
3	GND	GND	Pin 3 is the main ground connection for the SLG59H1127V's internal charge pump, its gate drive and current-limit circuits as well as its internal state machine. Therefore, use a short, stout connection from Pin 3 to the system's analog or power plane.
4-8	VIN	MOSFET	VIN supplies the power for the operation of the SLG59H1127V, its internal control circuitry, and the drain terminal of the nFET power switch. With 5 pins fused together at VIN, connect a 22 μ F (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VIN should be rated at 20 V or higher.
9-13	VOUT	MOSFET	Source terminal of n-channel MOSFET (5 pins fused for VOUT). Connect a 22 μ F (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VOUT should be rated at 20 V or higher.
14	PG	Output	An open-drain output, PG is asserted within TPG _{HIGH} when V _{OUT} is higher than the SLG59H1127's PG _{TRIGGER} threshold. PG output becomes deasserted within TPG _{LOW} when V _{OUT} is less than the PG _{HYs} threshold. PG is not defined for V _{IN} < 4 V.
15	FAULT	Output	An open drain output, FAULT is asserted within TFAULT _{LOW} when a V _{IN} overvoltage, a current-limit, or an over-temperature condition is detected. FAULT is deasserted within TFAULT _{HIGH} when the fault condition is removed. Connect an 100 k Ω external resistor from the FAULT pin to local system logic supply.
16	САР	Output	A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the V _{OUT} slew rate and overall turn-on time of the SLG59H1127V. For best performance, the range for C _{SLEW} values are 10 nF \leq C _{SLEW} \leq 20 nF – please see typical characteristics for additional information. Capacitors used at the CAP pin should be rated at 10 V or higher. Please consult Applications Section on how to select C _{SLEW} based on V _{OUT} slew rate and loading conditions.
17	NC	NC	No Connect
18	RSET	Input	A 1%-tolerance, metal-film resistor between 18 k Ω and 95 k Ω sets the SLG59H1127V's active current limit. A 95 k Ω resistor sets the SLG59H1127V's active current limit to 1 A and a 18 k Ω resistor sets the active current limit to 5 A.

Ordering Information

Part Number	Туре	Production Flow
SLG59H1127V	STQFN 18L FC	Industrial, -40 °C to 85 °C
SLG59H1127VTR	STQFN 18L FC (Tape and Reel)	Industrial, -40 °C to 85 °C



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
		Continuous	-0.3		16	V
V _{IN} to GND	Power Switch Input Voltage to GND	Maximum pulsed V _{IN} , pulse width <0.1s			18	V
V _{OUT} to GND	Power Switch Output Voltage to GND		-0.3		V _{IN}	V
ON, SEL, CAP, RSET, PG, and FAULT to GND	ON, SEL, CAP, RSET, PG, and FAULT Pin Voltages to GND		-0.3		7	V
Τ _S	Storage Temperature		-65		150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
ESD _{CDM}	ESD Protection	Charged Device Model	500			V
MSL	Moisture Sensitivity Level			1		
		Determined using 1 in ² , 1 oz. copper pads under each VIN and VOUT terminal and FR4 pcb material.		40		°C/W
θ_{JA}	Thermal Resistance; 1.6 x 3.0 mm 18L STQFN	Determined using 0.25 in ² , 1 oz. copper pads under each VIN and VOUT terminal and FR4 pcb material.		77		°C/W
		Determined using 0.008 in ² , 1 oz. copper pads under each VIN and VOUT terminal and FR4 pcb material.		125		°C/W
MOSFET IDS _{CONT}	Continuous Current from VIN to VOUT	T _J < 150°C			4	А
MOSFET IDS _{PEAK}	Peak Current from VIN to VOUT	Maximum pulsed switch current, pulse width < 1 ms			6	А
only and function	r than those listed under "Absolute Maximi onal operation of the device at these or a not implied. Exposure to absolute maximu	any other conditions above those ind	icated in t	he operati	onal section	

Electrical Characteristics

 $4.5~V \le V_{IN} \le 13.2~V;~C_{IN} = 22~\mu\text{F},~T_{A} = -40^{\circ}\text{C}~\text{to}~85^{\circ}\text{C},~\text{unless otherwise noted}.~\text{Typical values are at}~T_{A} = 25^{\circ}\text{C}$

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{IN}	Operating Input Voltage		4.5		13.2	V
V _{IN(OVLO)}	V _{IN} Overvoltage Lockout Threshold	V _{IN} ↑; SEL= 0	13.5	14.4	15.2	V
V _{IN(OVLOHYST)}	V _{IN} Overvoltage Lockout Hysteresis			2		%
V _{IN(UVLO)}	V _{IN} Undervoltage Lockout Threshold	V _{IN} ↓	2.4		3.8	V
Ι _Q	Quiescent Supply Current	ON = HIGH; I _{DS} = 0 A		0.5	0.6	mA
I _{SHDN}	OFF Mode Supply Current	ON = LOW; I _{DS} = 0 A		1	3	μA
DDS	ON Resistance	T _A = 25°C; I _{DS} = 0.1 A		15	18	mΩ
RDS _{ON}		T _A = 85°C; I _{DS} = 0.1 A		22	24	mΩ



Electrical Characteristics (continued) $4.5 \text{ V} \le \text{V}_{\text{IN}} \le 13.2 \text{ V}; \text{ C}_{\text{IN}} = 22 \,\mu\text{F}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } \text{T}_{\text{A}} = 25^{\circ}\text{C}$

Parameter	Description Conditions		Min.	Тур.	Max.	Unit
MOSFET IDS	Current from VIN to VOUT	Continuous			4	А
I	Active Current Limit, IACL	V _{OUT} > 0.5 V; R _{SET} = 30.1 kΩ	2.8	3.2	3.6	Α
ILIMIT	Short-circuit Current Limit, I _{SCL}	V _{OUT} < 0.5 V		0.5		Α
T _{ACL}	Active Current Limit Response Time			120		μs
R _{DSCHRG}	Output Discharge Resistance		3.5	4.4	5.3	kΩ
C _{LOAD}	Output Load Capacitance	C _{LOAD} connected from VOUT to GND		22		μF
Tours	ON Delay Time	50% ON to 10% V _{OUT} ↑; V _{IN} = 4.5 V; C _{SLEW} = 10 nF; R _{LOAD} = 100 Ω, C _{LOAD} = 10 μF		0.4	0.5	ms
T _{ON_Delay}		50% ON to 10% V _{OUT} ↑; V _{IN} = 12 V; C _{SLEW} = 10 nF; R _{LOAD} = 100 Ω, C _{LOAD} = 10µF		0.7	0.9	ms
		50% ON to 90% V _{OUT} \uparrow	Set by	External C	SLEW	ms
T _{Total_ON}	Total Turn-on Time	50% ON to 90% V _{OUT} ↑; V _{IN} = 4.5 V; C _{SLEW} = 10 nF; R _{LOAD} = 100 Ω, C _{LOAD} = 10 μF		1.6	2.1	ms
		50% ON to 90% V _{OUT} ↑; V _{IN} = 12 V; C _{SLEW} = 10 nF; R _{LOAD} = 100 Ω, C _{LOAD} = 10 μF		4	6	ms
		10% V _{OUT} to 90% V _{OUT} ↑	Set by	External C	SLEW	V/ms
V _{OUT(SR)}	V _{OUT} Slew rate	10% V _{OUT} to 90% V _{OUT} \uparrow ; V _{IN} = 4.5 to 12 V; C _{SLEW} = 10 nF; R _{LOAD} = 100 Ω, C _{LOAD} = 10 μF	2.7	3.2	3.9	V/ms
T _{OFF_Delay}	OFF Delay Time	50% ON to V _{OUT} ↓; V _{IN} = 4.5 V to 12 V; R _{LOAD} = 100 Ω, No C _{LOAD}		15		μs
T _{FALL}	V _{OUT} Fall Time	90% V _{OUT} ↓ to 10% V _{OUT} ↓ V _{IN} = 4.5 V to 12 V; R _{LOAD} = 100 Ω, No C _{LOAD}	10.4	12.7	25	μs
TFAULT _{LOW}	FAULT Assertion Time	Abnormal Step Load Current event to Fault↓ $I_{ACL} = 1 A$; $V_{IN} = 12 V$; $R_{SET} = 95 k\Omega$; switch in 10 Ω load;		80		μs
TFAULT _{HIGH}	FAULT De-assertion Time	Delay to FAULT↑ after fault condition is removed; I_{ACL} = 1 A; V_{IN} = 12 V; R_{SET} = 95 kΩ; switch out 10 Ω load		180		μs
FAULT _{VOL}	FAULT Output Low Voltage	I _{FAULT} = 1 mA		0.2		V
V _{PG(OL)}	PG Pin Output Low Voltage	V_{LOGIC} = 5 V, $I_{\text{PG(OL)}}$ = -0.1 mA			0.4	V
V _{PG(OH)}	PG Pin Output High Voltage	V _{LOGIC} = 5 V, I _{PG(OH)} = 0.1 mA	V _{LOGIC} - 0.4		V _{LOGIC}	V
PG _{TRIGGER}	Power Good Threshold Voltage Level	V _{OUT} % of V _{IN}	86	90	94	%
PG _{HYS}	Power Good Hysteresis ↓	$V_{OUT} \downarrow \%$ of V_{IN}	81	85	89	%
TPG _{HIGH}	PG Assertion Time	Delay to PG↑ after PG _{TRIGGER} thresh- old is crossed.	1	1.25	1.5	ms
TPG _{LOW}	PG De-assertion Time	Delay to PG↓ after PG _{TRIGGER} thresh- old is crossed.		7		μs
ON_V _{IH}	ON Pin Input High Voltage		0.9		5	V




Electrical Characteristics (continued)


 $4.5 \text{ V} \le \text{V}_{\text{IN}} \le 13.2 \text{ V}$; $\text{C}_{\text{IN}} = 22 \,\mu\text{F}$, $\text{T}_{\text{A}} = -40^{\circ}\text{C}$ to 85°C , unless otherwise noted. Typical values are at $\text{T}_{\text{A}} = 25^{\circ}\text{C}$

Parameter	Description	Description Conditions		Тур.	Max.	Unit
ON_V _{IL}	ON Pin Input Low Voltage		-0.3	0	0.3	V
SEL_V_{IH}	SEL pin Input High Voltage		1.65		4.5	V
SEL_V_{IL}	SEL pin Input Low Voltage		-0.3		0.3	V
I _{ON(Leakage)}	ON Pin Leakage Current	$1V \le ON \le 5V$ or $ON = GND$			1	μA
THERMON	Thermal Protection Shutdown Threshold			125		°C
THERMOFF	Thermal Protection Restart Threshold			100		°C
Notes: 1. Refer to ty	pical Timing Parameter vs. C _{SLEW} perform	ance charts for additional information wh	en available).		





* Rise and Fall times of the ON signal are 100 ns




PG Timing Details




Typical Performance Characteristics

RDS_ON vs. Temperature and V_IN




 I_{ACL} vs. Temperature, $R_{SET}\!$ and V_{IN}






 I_{ACL} vs. R_{SET} , Temperature, and V_{IN}




 V_{OUT} Slew Rate vs. Temperature, $V_{\text{IN}},$ and C_{SLEW}






 $T_{\text{Total}_\text{ON}}$ vs. C_{SLEW} , V_{IN} , and Temperature






Case Measurement


Case Temperature vs. Ambient Temperature (each VIN and VOUT square is 0.008 in², no airflow)



Case Temperature vs. Ambient Temperature (each VIN and VOUT square is 0.25 in², no airflow)









Timing Diagram - Basic Operation including Active Current Limit Protection





Timing Diagram - Active Current Limit & Thermal Protection Operation





Timing Diagram - Basic Operation including Active Current + Internal FET SOA Protection



Typical Turn-on Waveforms

SLG59H1127V Application Diagram




Figure 1. Test setup Application Diagram




Figure 2. Typical Turn ON operation waveform for V_{IN} = 4.5 V, C_{SLEW} = 10 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 100 Ω






Figure 3. Typical Turn ON operation waveform for V_{IN} = 4.5 V, C_{SLEW} = 18 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 100 Ω




Figure 4. Typical Turn ON operation waveform for V_{IN} = 12 V, C_{SLEW} = 10 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 100 Ω







Figure 5. Typical Turn ON operation waveform for V_{IN} = 12 V, C_{SLEW} = 18 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 100 Ω

Typical Turn-off Waveforms










Figure 7. Typical Turn OFF operation waveform for V_{IN} = 4.5 V, C_{SLEW} = 10 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 100 Ω




Figure 8. Typical Turn OFF operation waveform for V_{IN} = 12 V, C_{SLEW} = 10 nF, no C_{LOAD} , R_{LOAD} = 100 Ω






Figure 9. Typical Turn OFF operation waveform for V_{IN} = 12 V, C_{SLEW} = 10 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 100 Ω






Figure 10. Typical ACL operation waveform for V_{IN} = 4.5 V, C_{LOAD} = 10 μ F, I_{ACL} = 1 A, R_{SET} = 95.3 k Ω






Figure 11. Typical ACL operation waveform for V_{IN} = 12 V, C_{LOAD} = 10 μ F, I_{ACL} = 1 A, R_{SET} = 95.3 k Ω






Figure 12. Typical FAULT assertion waveform for V_{IN} = 4.5 V, C_{LOAD} = 10 µF, I_{ACL} = 1 A, R_{SET} = 95.3 k Ω , switch on 3.3 Ω load






Figure 13. Typical FAULT de-assertion waveform for V_{IN} = 4.5 V, C_{LOAD} = 10 μ F, I_{ACL} = 1 A, R_{SET} = 95.3 k Ω , switch out 3.3 Ω load




Figure 14. Typical FAULT assertion waveform for V_{IN} = 12 V, C_{LOAD} = 10 μ F, I_{ACL} = 1 A, R_{SET} = 95.3 k Ω , switch on 10 Ω load







Figure 15. Typical FAULT de-assertion waveform for V_{IN} = 12 V, C_{LOAD} = 10 μ F, I_{ACL} = 1 A, R_{SET} = 95.3 k Ω , switch out 10 Ω load



Typical Power Good Waveform

Figure 16. Typical Power Good operation waveform for V_{IN} = 12 V, C_{LOAD} = 10 μ F, no R_{LOAD}



Typical SOA Waveforms






Figure 17. Typical SOA waveform during power up under heavy load for V_{IN} = 12 V, C_{LOAD} = 10 µF, R_{SET} = 30.1 k Ω , R_{LOAD} = 5 Ω







Applications Information

HFET1 Safe Operating Area Explained

Silego's HFET1 integrated power controllers incorporate a number of internal protection features that prevents them from damaging themselves or any other circuit or subcircuit downstream of them. One particular protection feature is their Safe Operation Area (SOA) protection. SOA protection is automatically activated under overpower and, in some cases, under overcurrent conditions. Overpower SOA is activated if package power dissipation exceeds an internal 5W threshold longer than 2.5 ms. HFET1 devices will quickly switch off (open circuit) upon overpower detection and automatically resume (close) nominal operation once overpower condition no longer exists.

One of the possible ways to have an overpower condition trigger SOA protection is when HFET1 products are enabled into heavy output resistive loads and/or into large load capacitors. It is under these conditions to follow carefully the "Safe Start-up Loading" guidance in the Applications section of the datasheet. During an overcurrent condition, HFET1 devices will try to limit the output current to the level set by the external R_{SET} resistor. Limiting the output current, however, causes an increased voltage drop across the FET's channel because the FET's RDS_{ON} increased as well. Since the FET's RDS_{ON} is larger, package power dissipation also increases. If the resultant increase in package power dissipation is higher/equal than 5 W for longer than 2.5 ms, internal SOA protection will be triggered and the FET will open circuit (switch off). Every time SOA protection is triggered, all HFET1 devices will automatically attempt to resume nominal operation after 160 ms.

Safe Start-up Condition

SLG59H1127V has built-in protection to prevent over-heating during start-up into a heavy load. Overloading the VOUT pin with a capacitor and a resistor may result in non-monotonic V_{OUT} ramping or repeated restarts (*Figure 17* and *Figure 18*). In general, under light loading on VOUT, V_{OUT} ramping can be controlled with C_{SLEW} value. The following equation serves as a guide:

$$C_{\text{SLEW}} = \frac{T_{\text{RAMP}}}{V_{\text{IN}}} \times 4.9 \,\mu\text{A} \times \frac{20}{3}$$

where T_{RAMP} = Total rise time from 10% V_{OUT} to 90% V_{OUT} V_{IN} = Input Voltage C_{SLEW} = Capacitor value for CAP pin

When capacitor and resistor loading on VOUT during start up, the following tables will ensure V_{OUT} ramping is monotonic without triggering internal protection:

	Safe Start-up Loading for V _{IN} = 12 V (Monotonic Ramp)									
Slew Rate (V/ms)	C _{SLEW} (nF) ³	C _{LOAD} (μF)	R_{LOAD} (Ω)							
1	33.3	500	20							
2	16.7	250	20							
3	11.1	160	20							
4	8.3	120	20							
5	6.7	100	20							

Note 3: Select the closest-value tolerance capacitor.



Setting the SLG59H1127V's Active Current Limit

R _{SET} (kΩ)	Active Current Limit (A) ⁴
95	1
45	2
30	3
18	5

Note 4: Active Current Limit accuracy is ±15% over voltage range and temperature range

Setting the SLG59H1127V's Input Overvoltage Lockout Threshold

As shown in the table below, SEL selects the V_{IN} overvoltage threshold at which the SLG59H1127V's internal state machine will turn OFF (open circuit) the power MOSFET if V_{IN} exceeds the selected threshold.

SEL	V _{IN(OVLO)} (Тур)
0	14.4 V

With an activated SLG59H1127V (ON=HIGH) and at any time V_{IN} crosses the programmed V_{IN} overvoltage threshold, the state machine opens the power switch and asserts the FAULT pin within TFAULT_{LOW}.

In applications with a deactivated or inactive SLG59H1127V ($V_{IN} > V_{IN(UVLO)}$ and ON=LOW) and if the applied V_{IN} is higher than the programmed $V_{IN(OVLO)}$ threshold, the SLG59H1127V's state machine will keep the power switch open circuited if the ON pin is toggled LOW-to-HIGH. In these cases, the FAULT pin will also be asserted within TFAULT_{LOW} and will remain asserted until V_{IN} resumes nominal, steady-state operation.

In all cases, the SLG59H1127V's V_{IN} undervoltage lockout threshold is fixed at $V_{IN(UVLO)}$.

Power Dissipation

The junction temperature of the SLG59H1127V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59H1127V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD = RDS_{ON} \times I_{DS}^2$$

where:

 $\begin{array}{l} \mathsf{PD} = \mathsf{Power \ dissipation, \ in \ Watts \ (W)} \\ \mathsf{RDS}_{\mathsf{ON}} = \mathsf{Power \ MOSFET \ ON \ resistance, \ in \ Ohms \ (\Omega)} \\ \mathsf{I}_{\mathsf{DS}} = \mathsf{MOSFET \ current, \ in \ Amps \ (A)} \\ \mathsf{and} \end{array}$

$$T_J = PD \times \theta_{JA} + T_A$$

where:

 T_J = Junction temperature, in Celsius degrees (°C) θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W) T_A = Ambient temperature, in Celsius degrees (°C)



Power Dissipation (continued)

In current-limit mode, the SLG59H1127V's power dissipation can be calculated by taking into account the voltage drop across the power switch ($V_{IN} - V_{OUT}$) and the magnitude of the output current in current-limit mode (I_{ACL}):


$$\label{eq:pd} \begin{split} \mathsf{PD} &= (\mathsf{V}_{\mathsf{IN}}\text{-}\mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{ACL}} \text{ or} \\ \mathsf{PD} &= (\mathsf{V}_{\mathsf{IN}} - (\mathsf{R}_{\mathsf{LOAD}} \times \mathsf{I}_{\mathsf{ACL}})) \times \mathsf{I}_{\mathsf{ACL}} \end{split}$$

where:

 $\begin{array}{l} \mathsf{PD} = \mathsf{Power \ dissipation, \ in \ Watts \ (W)} \\ \mathsf{V}_{\mathsf{IN}} = \mathsf{Input \ Voltage, \ in \ Volts \ (V)} \\ \mathsf{R}_{\mathsf{LOAD}} = \mathsf{Load \ Resistance, \ in \ Ohms \ (\Omega)} \\ \mathsf{I}_{\mathsf{ACL}} = \mathsf{Output \ limited \ current, \ in \ Amps \ (A)} \\ \mathsf{V}_{\mathsf{OUT}} = \mathsf{R}_{\mathsf{LOAD}} \times \mathsf{I}_{\mathsf{ACL}} \end{array}$



Package Top Marking System Definition





1127V - Part ID Field WW - Date Code Field¹ NNN - Lot Traceability Code Field¹ A - Assembly Site Code Field² RR - Part Revision Code Field²

Note 1: Each character in code field can be alphanumeric A-Z and 0-9 Note 2: Character in code field can be alphabetic A-Z



Package Drawing and Dimensions





Top View

BTM View


Side View

Unit: mm

Onit. mi							
Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
A	0.50	0.55	0.60	D	2.95	3.00	3.05
A1	0.005	-	0.05	E	1.55	1.60	1.65
A2	0.10	0.15	0.20	L	0.25	0.30	0.35
b	0.13	0.18	0.23	L1	0.64	0.69	0.74
е	(0.40 BSC	• •	L2	0.15	0.20	0.25
L3	2.34	2.39	2.44	L4	0.13	0.18	0.23



SLG59H1127V 18-pin STQFN PCB Landing Pattern



Note: All dimensions shown in micrometers (µm)




Tape and Reel Specifications

Baakaga	# of	Nominal	Max	Units	Reel &	Leade	r (min)	Trailer	' (min)	Таре	Part
Package Type	# of Pins	Package Size	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
STQFN 18L 0.4P FC Green	18	1.6 x 3 x 0.55	3,000	3,000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length A0	PocketBTM Width B0	Pocket Depth K0	Index Hole Pitch P0	Pocket Pitch P1	Index Hole Diameter D0	Index Hole to Tape Edge E		Tape Width W
STQFN 18L 0.4P FC Green	1.78	3.18	0.76	4	4	1.5	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.64 mm³ (nominal). More information can be found at www.jedec.org.



Revision History

Date	Version	Change
2/24/2017	1.00	Production Release