

Product Specification

PE43404

75 Ω RF Digital Attenuator 4-bit, 15 dB, DC - 2.0 GHz

Features

- Attenuation: 1.0 dB steps to 15 dB
- Flexible parallel and serial programming interfaces
 - Parallel latched of direct mode
- High attenuation accuracy and linearity over temperature and frequency
- Unique power-up state selection
- Very low power consumption
- Single-supply operation
- Positive CMOS control Id
- σ impedance
- Packaged in a 20 Lead 4x4 mm QFN

ackage Type

Product Description

The PE43404 is a high linearity, 4-bit RF Digital Step Attenuator (DSA) covering a 15 dB attenuation range in 1.0 dB steps. This 75-ohm RF DSA provides both parallel (latched or direct mode) and serial CMOS control interface, operates on a single 3-volt supply and maintains high attenuation accuracy over frequency and temperature. It also has a unique control interface that allows the user to select an initial attenuation state at power-up. The PE43404 exhibits very low insertion loss and low power consumption. This functionality is delivered in a 4x4 mm QFN footprint.

The PE43404 is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Schematic Diagram






Table 1. Electrical Specifications +25°C,

Parameter	Test Conditions	requency	Minimum	Typical	Maximum	Units
Operation Frequency			DC		2000	MHz
Insertion Loss ¹		DC ≤1.2 GHz	-	1.4	1.95	dB
Attenuation Accuracy	Any Bit or Bit Combination	DC ≤1.2 GHz	-	-	±(0.25+ 7% of atten setting)	dB
1 dB Compression ^{3,4}		1 MHz ≤1.2 GHz	30	34	-	dBm
Input IP3 ^{1,2,4}	Two-tone inputs up to +18 dBm	1 MHz ≤1.2 GHz	-	52	-	dBm
Return Loss	Zo = 75 ohms	DC ≤1.2 GHz	10	13	-	dB
Switching Speed	50% control		-	-	1	μS

Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com

Notes: 1. E vill begin to degrade below 1MHz

- ut rating in Table 3 & Figures on Pages 4 to 6 for data across frequency.
- Absolute Maximum in Table 3.
- ⊾red in a 50 Ω system.

Document No. 70-0258-01 | www.psemi.com



Figure 15. Pin Configuration (Top View)




Table 2. Pin Descriptions

<u>-</u>					
Pin No.	Pin Name	Description			
1	N/C	No connect			
2	RF1	RF port (Note 1).			
3	Data	Serial interface data input (Note 4).			
4	Clock	Serial interface clock input.			
5	LE	Latch Enable input (Note 2).			
6	V_{DD}	Power supply pin.			
7	N/C	No connect			
8	PUP2	Power-up selection bit.			
9	V_{DD}	Power supply pin.			
10	GND	Ground connection.			
11	GND	Ground connection.			
12	V _{ss} / GND	Negative supply voltage or GND connection (Note 3)			
13	P/S	Parallel/Serial mode select.			
14	RF2	RF port (Note 1).			
15	C8	Attenuation control bit, 8 dB			
16	C4	Attenuation control bit, 4 dB.			
17	C2	Attenuation control bit, 2 dB.			
18	GND	Ground connection			
19	C 1	Attenuation control bit, 1 dB.			
20	GND	Ground for proper operation			
Paddle	GND	Ground for proper operation			

Notes: 1. Both RF held at an external series capacitor.

- 2. Latch Enable (LE) has an interna $0.0 \text{ k}\Omega$ resistor to V_{DD}
- 3. Connect pin 12 to GND to enable ternal negative $var{l}_{SS}$ (-VDD) to voltage generator. Conect pin 1 bypass and disal tive voltage generator.
- 4. Place a 10 kΩ f n series, as close to pin as uency resonance. See "Resistor on possible to 3" paraqu

Exposed Solde Pad Connection

The exposed older pad on the bottom of the ast be grounded for proper device package m operation.

©2008 Peregrine Semiconductor Corp. All rights reserved.

Table 3. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Power supply voltage	-0.3	4.0	٧
Vı	Voltage on any input	-0.3	V _{DD} + 0.3	V
T _{ST}	Storage temperature range	-65	150	°C
P _{IN}	Input power (50Ω)		+30	dBm
V _{ESD}	ESD voltage (Human Body Model)		500	V

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Q erating Rang table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliabili

4. Operating Ranges

Parameter	Min	Ур	Max	Units
V _{DD} Power Supply Voltage	2.7	3.0	3.3	V
I _{DD} Power Supply Current	',V		100	μΑ
DigitaUnput High	0.7xV _{DD}			V
Digital Input Low			$0.3xV_{DD}$	٧
Digital Input Leakage			1	μΑ
Input Power			+24	dBm
Temperature range	-40		85	°C

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rate specified in Table 3.

Latch-Up Avoidance

Unlike conventional CMOS devices. UltraCMOS™ devices are immune to latch-up.

Switching Frequency

The PE43404 has a maximum 25 kHz switching rate.

Resistor on Pin 3

A 10 k Ω resistor on the input to Pin 3 (see Figure 5) will eliminate package resonance between the RF input pin and the digital input. Specified attenuation error versus frequency performance is dependent upon this condition.



Evaluation Kit

The Digital Attenuator Evaluation Kit was designed to ease customer evaluation of the PE43404 DSA.

J9 is used in conjunction with the supplied DC cable to supply V_{DD} , GND, and $-V_{DD}$. If use of the internal negative voltage generator is desired, then connect -V_{DD} (black banana plug) to ground. If an external –V_{DD} is desired, then apply -3V.

J1 should be connected to the LPT1 port of a PC with the supplied control cable. The evaluation software is written to operate the DSA in serial mode, so switch 7 (P/S) on the DIP switch SW1 should be ON with all other switches off. Using the software, enable or disable each attenuation setting to the desired combined attenuation. The software automatically programs the DSA each time an attenuation state is enabled or disabled.

Note: Jumper J6 supplies power to the evaluation board support circuits.

To evaluate the Power Up options, first disconnect the control cable from the evaluation board. The control cable must be removed to prevent the PC port from biasing the control pins.

During power up with P/S=1 high and LE=1, the power-up signal attenuation is set to the value preon the five control bits on the five parallel data inputs (C0.5 to C8). This allows any one of the 32 atter settings to be specified as the power up

During power up with P/S=0 high and LE= bits are automatically set to one possible value presented through the PUP These two values are selected by the power-up co rol bit. PUP as shown in Tal

Pins 1 and are open and may be conne bias.






Figure 4. Evaluation Board Layout

Peregrine Specification 101-0112



ligure 5. Evaluation Board Schematic

Peregrine Specification 102-0142





Typical Performance Data @ 25°C, V_{DD} = 3.0 V

Figure 6. Insertion Loss (Zo=75 ohms)




Figure 7. Attenuation at Major steps




Figure 8. Input Return Loss at Major Attenuation Steps (Zo=75 ohms





Figure 9. Output Return Loss at Major Attenuation Steps (Zo=75 ohms)



©2008 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0258-01

UltraCMOS™ RFIC Solutions

Output Return loss (dB)



Typical Performance Data @ 25°C, V_{DD} = 3.0 V

Figure 10. Attenuation Error Vs. Frequency




Figure 11. Attenuation Error Vs. Attenuation Setting






Figure 12. Input IP3 vs. Frequency (Zo=50 ohms)



gure 13. Input dB Compression (Zo=50 ohms)



Note: Positive attenuation error indicates higher attenuation than target value

IdB Compression (dBm)



Typical Performance Data @ 25°C, V_{DD} = 3.0 V

Figure 14. Attenuation Error Vs. Attenuation Setting




Figure 15. Attenuation Error Vs. Attenuation Setting




Figure 16. Attenuation Error Vs. Attenuation Setting





Figure 17. Attenuation Error Vs. Attenuation Setting



Note: Positive attenuation error indicates higher attenuation than target value



Programming Options

Parallel/Serial Selection

Either a parallel or serial interface can be used to control the PE43404. The P/S bit provides this selection, with P/S=LOW selecting the parallel interface and P/S=HIGH selecting the serial interface.

Parallel / Direct Mode Interface

The parallel interface consists of four CMOScompatible control lines that select the desired attenuation state, as shown in Table 5.

The parallel interface timing requirements are defined by Figure 19 (Parallel Interface Timing Diagram), Table 9 (Parallel Interface AC Characteristics), and switching speed (Table 1).

For *latched* parallel programming, the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per Figure 19) to latch new attenuation state into device.

For direct parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change de state to new attenuation. Direct Mode is id manual control of the device (using hardwire, switches, or jumpers).

Table 5. Truth Table

P/S	C8	C4	C2 ,	2	Attenuation State
0	0	0	0	0	Reference Loss
0	0	0	0	7	1 dB
0	0	0	1	0	2 dB
0	0	I	0	0	4 dB
0	1	0	0	0	8 dB
0	1	7	1	1	15 dB

Note: Not all 16 possible combinations o re shown in table

Serial Interface

The PE43404's serial interface is a 6-bit serial-in, parallel-out shift register buffered by a transparent latch. The latch is controlled by three CMOScompatible signals: Data, Clock, and Latch Enable (LE). The Data and Clock inputs allow data to be

serially entered into the shift register, a process that is independent of the state of the LE input.

The LE input controls the latch. When LE is HIGH, the latch is transparent and the contents of the serial shift register control the attenuator. When LE is brought LOW, data in the shift register is latched.

The shift register should be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LQW again, tatching the new data. The star bit (B5) and stop bit (B0) of the data should always be low to prevent an unknown state in the device. The timing for this operation is defined by Figure 18 (Serial Interface Timing Diagram) and Table 8 (Serial Interface Characteristics).

Power-up Control Settings

The PE43404 always assumes a specifiable attenuation setting on power up. This feature exists or both the Serial and Parallel modes of operation, and allows a known attenuation state to be established before an initial serial or parallel control word is provided

When the attenuator powers up in Serial mode (P/ S=1), the four control bits are set to whatever data is resert on the four parallel data inputs (C1 to C8). his allows any one of the 16 attenuation settings to be specified as the power-up state.

When the attenuator powers up in Parallel mode (P/ S=0) with LE=0, the control bits are automatically set to one of two possible values. These two values are selected by the power-up control bit, PUP2, as shown in Table 6 (Power-Up Truth Table, Parallel

Table 6. Power-Up Truth Table, Parallel Interface Mode

P/S	LE	PUP2	Attenuation State
0	0	0	Reference Loss
0	0	1	8 dB
0	1	Х	Defined by C1-C8

Note: Power up with LE=1 provides normal parallel operation with C1-C8, and PUP2 is not active.



Figure 18. Serial Interface Timing Diagram




Table 7. 4-Bit Attenuator Serial Programming Register Map

B5	B4	В3	B2	B1	В0
0	C8	C4	C2	C1	0
\uparrow					\uparrow
MSB (first	t in)			L	SB (last in

st always be low to Note: The start bit (B5) and prevent an unknown state

Figure 19. Parallel Interface Timing Diagram




Table 8. Serial Interface AC Characteristics

 $V_{DD} = 3.0 \text{ V}, -40^{\circ} \text{ C} < T_A < 84$

Symbol	Parameter	Min	Max	Unit
f_{Clk}	Serial data clock frequency (Note 1)		10	MHz
t _{ClkH}	Serial clock HIGH time	30		ns
t _{ClkL}	Serial clock LOW time	30		ns
t _{LESUP}	LE set-up time after last clock falling edge	10		ns
t _{LEPW}	LE minimum pulse width	30	•	ns
t _{SDSUP}	Serial data set-up time before clock rising edge	1.0		ns
t _{SDHLD}	Serial data hold time after clock halling edge	10		ns

Note:


ring the functional pattern test. Serial sections of the functional pattern are clocked fclk specification.



Symbol	Parameter	Min	Max	Unit
t _{LEPW}	LE minimum pulse width	10		ns
t _{PDSUP}	Data set-up time before rising edge of LE	10		ns
t _{PDHLD}	Data hold time after falling edge of LE	10		ns



Figure 20. Package Drawing 20 Lead 4x4 mm QFN



- oplies to metallized terminal and is measured and 0.30 from terminal tip. ension
- ity applies to the exposed heat sink slug as well as
- terminals.
- Dimensions



Figure 21. Marking Specifications




Figure 22. Tape and Reel Drawing




Table 10. Ordering Informati

Order Code	Part Marking	Description	Package	Shipping Method
PE43404MLI	43404	PE43404G-20MLP 4x4mm-75A	Green 20-lead 4x4 mm QFN	Tape or loose
PE43404MLI-Z	43404	PE43404G-20MLP 4x4mm-3000C	Green 20-lead 4x4 mm QFN	3000 units / T&R
EK43404-01	PE43404- E K	PE43404-20MLP 4x4mm-EK	Evaluation Kit	1 / Box



Sales Offices

The Americas

Peregrine Semiconductor Corporation

9380 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499

Europe

Peregrine Semiconductor Europe

Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173

Fax: +33-1-4741-9173

Space and Defense Products

Americas:

Tel: 858-731-9453 Europe, Asia Pacific:

180 Rue Jean de Guiramand 13852 Aix-En-Provence Cedex 3, France

Tel: +33-4-4239-3361 Fax: +33-4-4239-7227

North Asia Pacific

Peregrine Semiconductor K.K.

Teikoku Hotel Tower 10B-6 1-1-1 Uchisaiwai-cho, Chiyoda-ku Tokyo 100-0011 Japan

Tel: +81-3-3502-5211 Fax: +81-3-3502-5213

Peregrine Semiconduct

#B-2402, Kolon Tripolis, #210 Geumgok-dong, Bundang-gu, Seong Gyeonggi-do, 463-480 orea

Tel: +82-31-728-4300 Fax: +84 -31-728-4305

South Asia

Peregrine Semiconductor,

Shanghai, Tel: +86-21-5 Fax: +86-21-5836-7

ease refer to our For a list of representatives in your area. te at:

Data Sheet Identification

Advance Information

The product is in a formative ign stage The data sheet contains design target sp ifications product development. pecification and any manner without notice.

Preliminary Specification

The data sheet cor minary **c** may be added at a later date. Peregi eserves the right ne. to change specifications at any time wit out notice in order to supply the best possible pro

Product Specifical

The data sheet contains final data. In the event Peregrine e specifications, Peregrine will notify decides to change customers of the intended changes by issuing a DCN hange Notice). (Document

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS and HaRP are trademarks of Peregrine Semiconductor Corp.