

NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

**DATASHEET** 

ISL95839

Dual 3+1 PWM Controller with Current Monitor for IMVP-7/VR12™ CPUs

FN8315 Rev 0.00 May 9, 2013

The ISL95839 Pulse Width Modulation (PWM) controller IC provides a complete solution for IMVP-7/VR12™ compliant microprocessor and graphic processor core power supplies. It provides the control and protection for two Voltage Regulators (VRs). The first VR, typical for V<sub>core</sub>, incorporates 2 integrated drivers and can operate in 3-, 2- or 1-phase configurations. The second VR, typical for Graphics, incorporates 1 integrated driver. The two VRs share a serial control bus to communicate with the CPU and achieve lower cost and smaller board area compared with the two-chip approach.

Both VRs utilize Intersil's Robust Ripple Regulator R3 Technology™. The R3 modulator has numerous advantages compared to traditional modulators, including faster transient response, variable switching frequency during load transients, and improved light load efficiency due to its ability to automatically change switching frequency.

The ISL95839 has several other key features. Both outputs support either DCR current sensing with a single NTC thermistor for DCR temperature compensation, or more precise resistor current sensing if desired. Both outputs come with remote voltage sense, programmable  $V_{\mbox{\footnotesize{BOOT}}}$  voltage,  $I_{\mbox{\footnotesize{MAX}},}$  and switching frequency, adjustable overcurrent protection and separate Power-Good signals.

#### **Features**

- · Serial data bus
- · Dual outputs:
- Configurable 3-, 2- or 1-phase for the 1st output using two integrated gate drivers
- 2nd output using an integrated gate driver
- R3™ Modulator
  - Excellent transient response
  - High light load efficiency
- 0.5% system accuracy over-temperature
- · Supports multiple current sensing methods
  - Lossless inductor DCR current sensing
  - Precision resistor current sensing
- · Differential remote voltage sensing
- Programmable V<sub>BOOT</sub> voltage at start-up
- Resistor programmable I<sub>MAX</sub>, switching frequency for both outputs
- Output current monitor (IMON and IMONG)
- · Adaptive body diode conduction time reduction

### **Applications**

• IMVP-7/VR12 compliant computers




FIGURE 1. SIMPLIFIED APPLICATION CIRCUIT




FIGURE 2. LOAD LINE REGULATION

## **Table of Contents**

	_
Ordering Information	
Pin Configuration	. 3
Pin Descriptions	. 3
Block Diagram	. 5
Simplified Application Circuit	. 6
Absolute Maximum Ratings	. 7
Thermal Information	. 7
Recommended Operating Conditions	. 7
Electrical Specifications	. 7
Gate Driver Timing Diagram	
Theory of Operation	10
Multiphase R3™ Modulator	
Diode Emulation and Period Stretching	11
Start-up Timing.	
Voltage Regulation and Load Line Implementation	
Current Monitor	
Differential Voltage Sensing	
Phase Current Balancing	
CCM Switching Frequency	
Modes of Operation	
Dynamic Operation	
FB2 Function	
Adaptive Body Diode Conduction Time Reduction	
Protections	
Supported Data and Configuration Registers	
Key Component Selection	
Inductor DCR Current-Sensing Network	
Resistor Current-Sensing Network	
Overcurrent Protection	
Compensator	
Programming Resistors	
Current Balancing	
Slew Rate Compensation Circuit for VID Transition	28
Layout Guidelines	30
Typical Performance	
•	
Revision History	
About Intersil	35
Poekado Outlino Drowing	26




### **Ordering Information**

PART NUMBER	PART MARKING	TEMP. RANGE	PACKAGE	PKG.
(Notes 1, 2, 3)		(°C)	(Pb-Free)	DWG. #
ISL95839HRTZ	95839 HRTZ	-10 to +100	40 Ld 5x5 TQFN	L40.5x5

#### NOTES:

- 1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL95839. For more information on MSL please see techbrief TB363.

### **Pin Configuration**



### **Pin Descriptions**


PIN#	SYMBOL	DESCRIPTION
2	IMONG	Output current monitor for VR2.
3	IMON	Output current monitor for VR1.
4	NTCG	The second thermistor input to VR_HOT# circuit. Use it to monitor VR2 temperature.
5, 6, 7	SCLK, ALERT#, SDA	Communication bus between the CPU and the VRs.
8	VR_HOT#	Open drain thermal overload output indicator. Can be considered part of communication bus with CPU.
9	FB2	There is a switch between the FB2 pin and the FB pin. The switch is on when VR1 is in 3-phase and 2-phase mode and is off in 1-phase mode. The components connecting to FB2 are used to adjust the compensation in 1-phase mode to achieve optimum performance for VR1.
10	NTC	One of the thermistor inputs to VR_HOT# circuit. Use it to monitor VR1 temperature.
11	ISEN3	ISEN3 is the individual current sensing for VR1 phase 3.

## Pin Descriptions (Continued)

PIN#	SYMBOL	DESCRIPTION
12	ISEN2	Individual current sensing for VR1 Phase 2. When ISEN2 and PWM3 are both pulled to 5V V <sub>DD</sub> , the controller will disable VR1 Phases 3 and 2.
13	ISEN1	Individual current sensing for VR1 Phase 1.
14, 15	ISUMP, ISUMN	VR1 droop current sense input.
16	RTN	VR1 remote voltage sensing return.
17	FB	This pin is the inverting input of the error amplifier for VR1.
18	COMP	This pin is the output of the error amplifier for VR1. Also, a resistor from this pin to GND programs I <sub>MAX</sub> for VR1, and V <sub>BOOT</sub> for both VR1 and VR2.
19	PGOOD	Power-Good open-drain output indicating when VR1 is able to supply regulated voltage. Pull up externally with a $680\Omega$ resistor to VCCP or 1.9k $\Omega$ to 3.3V.
20	BOOT1	Connect an MLCC capacitor across the BOOT1 and the PHASE1 pins. The boot capacitor is charged through an internal boot diode connected from the VCCP pin to the BOOT1 pin, each time the PHASE1 pin drops below VCCP minus the voltage dropped across the internal boot diode.
21	UGATE1	Output of VR1 Phase-1 high-side MOSFET gate driver. Connect the UGATE1 pin to the gate of the Phase-1 high-side MOSFET.
22	PHASE1	Current return path for the VR1 Phase-1 high-side MOSFET gate driver. Connect the PHASE1 pin to the node consisting of the high-side MOSFET source, the low-side MOSFET drain, and the output inductor of VR1 Phase 1.
23	LGATE1	Output of VR1 Phase-1 low-side MOSFET gate driver. Connect the LGATE1 pin to the gate of VR1 Phase-1 low-side MOSFET.
24	PWM3	PWM output for VR1 Phase 3. When PWM3 is pulled to 5V V <sub>DD</sub> , the controller will disable VR1 Phase 3.
25	VDD	5V bias power.
26	VCCP	Input voltage bias for the internal gate drivers. Connect +5V to the VCCP pin. Decouple with at least 1µF of an MLCC capacitor.
27	LGATE2	Output of VR1 Phase-2 low-side MOSFET gate driver. Connect the LGATE2 pin to the gate of VR1 Phase-2 low-side MOSFET.
28	PHASE2	Current return path for VR1 Phase-2 high-side MOSFET gate driver. Connect the PHASE2 pin to the node consisting of the high-side MOSFET source, the low-side MOSFET drain, and the output inductor of VR1 Phase 2.
29	UGATE2	Output of VR1 Phase-2 high-side MOSFET gate driver. Connect the UGATE2 pin to the gate of VR1 Phase-2 high-side MOSFET.
30	воот2	Connect an MLCC capacitor across the BOOT2 and the PHASE2 pins. The boot capacitor is charged through an internal boot diode connected from the VCCP pin to the BOOT2 pin, each time the PHASE2 pin drops below VCCP minus the voltage dropped across the internal boot diode.
31	BOOT1G	Connect an MLCC capacitor across the BOOT1G and the PHASE1G pins. The boot capacitor is charged through an internal boot diode connected from the VCCP pin to the BOOT1G pin, each time the PHASE1G pin drops below VCCP minus the voltage dropped across the internal boot diode.
32	UGATE1G	Output of VR2 Phase-1 high-side MOSFET gate driver. Connect the UGATE1G pin to the gate of VR2 Phase-1 high-side MOSFET.
33	PHASE1G	Current return path for VR2 Phase-1 high-side MOSFET gate driver. Connect the PHASE1G pin to the node consisting of the high-side MOSFET source, the low-side MOSFET drain, and the output inductor of VR2 Phase 1.
34	LGATE1G	Output of VR2 Phase-1 low-side MOSFET gate driver. Connect the LGATE1G pin to the gate of VR2 Phase-1 low-side MOSFET.
35	VR_ON	Controller enable input. A high level logic signal on this pin enables the controller.
36	PGOODG	Power-Good open-drain output indicating when VR2 is able to supply regulated voltage. Pull-up externally with a $680\Omega$ resistor to VCCP or $1.9k\Omega$ to $3.3V$ .
37	COMPG	This pin is the output of the error amplifier for VR2. Also, a resistor from this pin to GND programs I <sub>MAX</sub> for VR2 and T <sub>MAX</sub> for both VR1 and VR2.
38	FBG	This pin is the inverting input of the error amplifier for VR2.
39	RTNG	VR2 remote voltage sensing return.
40, 1	ISUMNG and ISUMPG	VR2 droop current sense input. When ISUMNG is pulled to 5V $V_{DD}$ , all the communication to VR2 is disabled.
Bottom Pad	GND	Signal common of the IC. Unless otherwise stated, signals are referenced to the GND pin. In addition, it is the return path for all the low-side MOSFET gate drivers. It should also be used as the thermal pad for heat removal.



## **Block Diagram**



## **Simplified Application Circuit**




FIGURE 3. TYPICAL ISL95839 APPLICATION CIRCUIT USING INDUCTOR DCR SENSING

#### **Absolute Maximum Ratings**

Supply Voltage, VDD0.3V to +7V
Battery Voltage, VIN
Boot Voltage (BOOT)0.3V to +33V
Boot-to-Phase Voltage
(BOOT-PHASE) -0.3V to +7V(DC)0.3V to +9V (<10ns)
Phase Voltage (PHASE)7V (<20ns Pulse Width, 10µJ)
UGATE Voltage (UGATE) PHASE - 0.3V (DC) to BOOT
PHASE - 5V (<20ns Pulse Width, 10μJ) to BOOT
LGATE Voltage2.5V (<20ns Pulse Width, 5µJ) to VDD+0.3V
All Other Pins0.3V to (VDD +0.3V)
Open Drain Outputs, PGOOD, VR_HOT#, ALERT#0.3V to +7V
ESD Rating
Human Body Model (Tested per JESD22-A114E)2kV
Machine Model (Tested per JESD22-A115-A)200V
Charged Device Model (Tested per JESD22-C101A) 1k
Latch Up (Tested per JESD-78B; Class 2, Level A)

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}(^{\circC/W})$	$\theta_{JC}$ (° C/W)
40 Ld TQFN Package (Notes 4, 5)	32	4
Maximum Junction Temperature		+150°C
Maximum Storage Temperature Range	6!	5°C to +150°C
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Storage Temperature Range	6!	5°C to +150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

#### **Recommended Operating Conditions**

Supply Voltage, V <sub>DD</sub>	+5V ±5%
Battery Voltage	+4.75V to 25V
Ambient Temperature	10°C to +100°C
Junction Temperature	10°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 4. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>18379</u>.
- 5. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is the center of the exposed metal pad on the package underside.

## **Electrical Specifications** Operating Conditions: $V_{DD} = 5V$ , $T_A = -10 \,^{\circ}$ C to $+100 \,^{\circ}$ C, $f_{SW} = 300 \, \text{kHz}$ , unless otherwise noted. **Boldface limits** apply over the operating temperature range, $-10 \,^{\circ}$ C to $+100 \,^{\circ}$ C

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS
INPUT POWER SUPPLY		•	1	ſ.		1
+5V Supply Current	I <sub>VDD</sub>	VR_ON = 1V		6.4	8.0	mA
		VR_ON = 0V			1	μΑ
POWER-ON-RESET THRESHOLDS				1		
V <sub>DD</sub> Power-On-Reset Threshold	VDDPOR <sub>r</sub>	V <sub>DD</sub> rising		4.35	4.5	V
	VDDPOR <sub>f</sub>	V <sub>DD</sub> falling	4.00	4.15		٧
VIN Power-On-Reset Threshold	VINPOR			4.40	4.75	٧
SYSTEM AND REFERENCES			1	Ш		
System Accuracy	%Error (V <sub>OUT</sub> )	No load; closed loop, active mode range, VID = 0.75V to 1.52V,	-0.5		+0.5	%
		VID = 0.5V to 0.745V	-6		+6	m۷
		VID = 0.25V to 0.495V	-10		+10	m۷
Internal V <sub>BOOT</sub>			1.0945	1.100	1.1055	٧
Maximum Output Voltage	V <sub>OUT(max)</sub>	VID = [11111111]		1.52		٧
Minimum Output Voltage	V <sub>OUT(min)</sub>	VID = [00000001]		0.25		V
CHANNEL FREQUENCY				1		
300kHz Configuration	f <sub>SW</sub> _300k		277	300	323	kHz
350kHz Configuration	f <sub>SW</sub> _350k		324	350	376	kHz
400kHz Configuration	f <sub>SW</sub> _400k		370	400	430	kHz
450kHz Configuration	f <sub>SW</sub> _450k		412	445	478	kHz
AMPLIFIERS			<u>'</u>			
Current-Sense Amplifier Input Offset		I <sub>FB</sub> = 0A	-0.2		+0.2	m۷
Error Amp DC Gain	A <sub>VO</sub>			90		dB
Error Amp Gain-Bandwidth Product	GBW	C <sub>L</sub> = 20pF		18		MHz



**Electrical Specifications** Operating Conditions:  $V_{DD} = 5V$ ,  $T_A = -10^{\circ}$ C to  $+100^{\circ}$ C,  $f_{SW} = 300$ kHz, unless otherwise noted. **Boldface limits** apply over the operating temperature range,  $-10^{\circ}$ C to  $+100^{\circ}$ C (Continued)

PARAMETER SYMBOL		TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS
ISEN						
Imbalance Voltage		Maximum of ISENs - Minimum of ISENs			1	m۷
Input Bias Current				20		nA
POWER-GOOD AND PROTECTION MOI	NITORS				•	
PGOOD Low Voltage	V <sub>OL</sub>	I <sub>PGOOD</sub> = 4mA		0.15	0.4	V
PGOOD Leakage Current	Іон	PG00D = 3.3V			1	μΑ
PGOOD Delay	tpgd			2.6		ms
ALERT# Low				7	12	Ω
VR_HOT# Low				7	12	Ω
ALERT# Leakage Current					1	μΑ
VR_HOT# Leakage Current					1	μΑ
CURRENT MONITOR						
IMON and IMONG Output Current	I <sub>IMON</sub>	ISUM- pin current = 40μA	9.7	10	10.3	μΑ
		ISUM- pin current = 20μA	4.8	5	5.2	μΑ
		ISUM- pin current = 4μA	0.875	1	1.125	μΑ
I <sub>CCMAX</sub> Alert Trip Voltage	V <sub>IMONMAX</sub>	Rising		1.2		V
I <sub>CCMAX</sub> Alert Reset Voltage		Falling		1.14		V
IMON Voltage Clamp				1.8		V
GATE DRIVER			II.		I.	I
UGATE Pull-Up Resistance	R <sub>UGPU</sub>	200mA Source Current		1.0	1.5	Ω
UGATE Source Current	lugsrc	UGATE - PHASE = 2.5V		2.0		Α
UGATE Sink Resistance	R <sub>UGPD</sub>	250mA Sink Current		1.0	1.5	Ω
UGATE Sink Current	lugsnk	UGATE - PHASE = 2.5V		2.0		Α
LGATE Pull-Up Resistance	R <sub>LGPU</sub>	250mA Source Current		1.0	1.5	Ω
LGATE Source Current	ILGSRC	LGATE - VSSP = 2.5V		2.0		Α
LGATE Sink Resistance	R <sub>LGPD</sub>	250mA Sink Current		0.5	0.9	Ω
LGATE Sink Current	I <sub>LGSNK</sub>	LGATE - VSSP = 2.5V		4.0		Α
UGATE to LGATE Deadtime	tugflgr	UGATE falling to LGATE rising, no load		17		ns
LGATE to UGATE Deadtime	tLGFUGR	LGATE falling to UGATE rising, no load		29		ns
BOOTSTRAP SWITCH				1		
On Resistance	R <sub>F</sub>			15		Ω
Reverse Leakage	I <sub>R</sub>	V <sub>R</sub> = 25V		0.2		μΑ
PROTECTION		-	1	1	I	I
Overvoltage Threshold	ov <sub>H</sub>	VSEN rising above setpoint for >1µs	145	175	200	m۷
Current Imbalance Threshold (VR1)		One ISEN above another ISEN for >3.2ms		23		mV
VR1 Overcurrent Threshold		3-Phase - PS0 and 1-Phase - all states	56	60	64	μΑ
		3-Phase - PS1	37	40	43	μΑ
		3-Phase - PS2	18	20	22	μA
		2-Phase - PS0	56	60	64	μA
		2-Phase - PS1 and PS2	27	30	33	μA
VR2 Overcurrent Threshold		1-Phase - all states	56	60	64	μΑ


**Electrical Specifications** Operating Conditions:  $V_{DD} = 5V$ ,  $T_A = -10^{\circ}$ C to  $+100^{\circ}$ C,  $f_{SW} = 300$ kHz, unless otherwise noted. **Boldface limits** apply over the operating temperature range,  $-10^{\circ}$ C to  $+100^{\circ}$ C (Continued)

PARAMETER SYMBOL		TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS	
LOGIC THRESHOLDS					I.		
VR_ON Input Low	$v_{IL}$				0.3	V	
VR_ON Input High	V <sub>IH</sub>		0.7			V	
PWM3			- 11.		1		
PWM Output Low	V <sub>OL</sub>	Sinking 5mA			1.0	V	
PWM Output High	v <sub>oh</sub>	Sourcing 5mA	3.5	4.2		V	
PWM Tri-State Leakage		PWM = 2.5V		1		μΑ	
NTC and NTCG			- 11:		1		
NTC Source Current		NTC = 1.3V	58	60	62	μΑ	
VR_HOT# Trip Voltage (VR1 and VR2)		Falling	0.881	0.893	0.905	V	
VR_HOT# Reset Voltage (VR1 and VR2)		Rising	0.924	0.936	0.948	V	
Therm_Alert Trip Voltage (VR1 and VR2)		Falling	0.920	0.932	0.944	V	
Therm_Alert Reset Voltage (VR1 and VR2)		Rising	0.962	0.974	0.986	V	
INPUTS					<u>I</u>		
VR_ON Leakage Current	I <sub>VR_ON</sub>	VR_ON = 0V	-1	0		μΑ	
		VR_ON = 1V		3.5	6	μΑ	
SCLK, SDA Leakage		VR_ON = 0V, SCLK and SDA = 0V and 1V	-1		1	μΑ	
		VR_ON = 1V, SCLK and SDA = 1V	-2		1	μΑ	
		VR_ON = 1V, SDA = 0V		-21		μΑ	
		VR_ON = 1V, SCLK= 0V		-42		μΑ	
SLEW RATE (For VID Change)		-	ı		I		
Fast Slew Rate			10			mV/μs	
Slow Slew Rate			2.5			mV/μs	

#### NOTE:

 $<sup>\</sup>textbf{6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.}\\$ 

### **Gate Driver Timing Diagram**



### **Theory of Operation**

#### Multiphase R3™ Modulator

The ISL95839 is a multiphase regulator implementing Intel™ IMVP-7/VR12™ protocol. It has two voltage regulators, VR1 and VR2, on one chip. VR1 can be programmed for 1-, 2- or 3-phase operation, and VR2 is 1-phase operation. The following description is based on VR1, but also applies to VR2 because they are based on the same architecture.

The ISL95839 uses Intersil patented R3<sup>TM</sup> (Robust Ripple Regulator<sup>TM</sup>) modulator. The R3<sup>TM</sup> modulator combines the best features of fixed frequency PWM and hysteretic PWM while eliminating many of their shortcomings. Figure 4 conceptually shows the multiphase R3<sup>TM</sup> modulator circuit, and Figure 5 shows the operation principles.

Inside the IC, the modulator uses the master clock circuit to generate the clocks for the slave circuits. The modulator discharges the ripple capacitor C<sub>rm</sub> with a current source equal to g<sub>m</sub>V<sub>0</sub>, where g<sub>m</sub> is a gain factor. C<sub>rm</sub> voltage V<sub>crm</sub> is a sawtooth waveform traversing between the VW and COMP voltages. It resets to VW when it hits COMP, and generates a one-shot master clock signal. A phase sequencer distributes the master clock signal to the slave circuits. If VR1 is in 3-phase mode, the master clock signal will be distributed to the three phases, and the Clock1~3 signals will be 120° out-of-phase. If VR1 is in 2-phase mode, the master clock signal will be distributed to Phases 1 and 2, and the Clock1 and Clock2 signals will be 180° out-of-phase. If VR1 is in 1-phase mode, the master clock signal will be distributed to Phase 1 only and will be the Clock1 signal.

Each slave circuit has its own ripple capacitor  $C_{rs}$ , whose voltage mimics the inductor ripple current. A  $g_m$  amplifier converts the inductor voltage into a current source to charge and discharge  $C_{rs}$ . The slave circuit turns on its PWM pulse upon receiving the clock signal, and the current source charges  $C_{rs}$ . When  $C_{rs}$  voltage  $V_{Crs}$  hits VW, the slave circuit turns off the PWM pulse, and the current source discharges  $C_{rs}$ .

Since the controller works with  $V_{\text{Crs}}$ , which are large-amplitude and noise-free synthesized signals, it achieves lower phase jitter

than conventional hysteretic mode and fixed PWM mode controllers. Unlike conventional hysteretic mode converters, the ISL95839 uses an error amplifier that allows the controller to maintain a 0.5% output voltage accuracy.




FIGURE 4. R<sup>3™</sup> MODULATOR CIRCUIT




FIGURE 5. R3™ MODULATOR OPERATION PRINCIPLES IN STEADY STATE




FIGURE 6. R3<sup>™</sup> MODULATOR OPERATION PRINCIPLES IN LOAD INSERTION RESPONSE

Figure 6 shows the operation principles during load insertion response. The COMP voltage rises during load insertion, generating the master clock signal more quickly, so the PWM pulses turn on earlier, increasing the effective switching frequency, which allows for higher control loop bandwidth than conventional fixed frequency PWM controllers. The VW voltage

rises as the COMP voltage rises, making the PWM pulses wider. During load release response, the COMP voltage falls. It takes the master clock circuit longer to generate the next master clock signal so the PWM pulse is held off until needed. The VW voltage falls as the COMP voltage falls, reducing the current PWM pulse width. This kind of behavior gives the controller excellent response speed.

The fact that all the phases share the same VW window voltage also ensures excellent dynamic current balance among phases.

#### **Diode Emulation and Period Stretching**




FIGURE 7. DIODE EMULATION

ISL95839 can operate in diode emulation (DE) mode to improve light load efficiency. In DE mode, the low-side MOSFET conducts when the current is flowing from source to drain and doesn't allow reverse current, emulating a diode. As Figure 7 shows, when LGATE is on, the low-side MOSFET carries current, creating negative voltage on the phase node due to the voltage drop across the ON-resistance. The controller monitors the current through monitoring the phase node voltage. It turns off LGATE when the phase node voltage reaches zero to prevent the inductor current from reversing the direction and creating unnecessary power loss.

If the load current is light enough, as Figure 7 shows, the inductor current will reach and stay at zero before the next phase node pulse and the regulator is in discontinuous conduction mode (DCM). If the load current is heavy enough, the inductor current will never reach OA, and the regulator is in CCM although the controller is in DE mode.

Figure 8 shows the operation principle in diode emulation mode at light load. The load gets incrementally lighter in the three cases from top to bottom. The PWM on-time is determined by the VW window size, therefore is the same, making the inductor current triangle the same in the three cases. The controller clamps the master ripple capacitor voltage  $V_{\rm crm}$  and the slave ripple capacitor voltage  $V_{\rm crm}$  in DE mode to make it mimic the inductor current. It takes the  $V_{\rm crm}$  longer to hit COMP, naturally stretching the switching period. The inductor current triangles move further apart from each other such that the inductor current average value is equal to the load current. The reduced switching frequency helps increase light load efficiency.




FIGURE 8. PERIOD STRETCHING

#### **Start-up Timing**

With the controller's  $V_{DD}$  voltage above the POR threshold, the start-up sequence begins when VR\_ON exceeds the logic high threshold. Figure 9 shows the typical start-up timing of VR1 and VR2. The controller uses digital soft-start to ramp-up DAC to the voltage programmed by the SetVID command. PGOOD is asserted high and ALERT# is asserted low at the end of the ramp up. Similar results occur if VR\_ON is tied to VDD, with the soft-start sequence starting 2.6ms after VDD crosses the POR threshold.




FIGURE 9. VR1 SOFT-START WAVEFORMS

### Voltage Regulation and Load Line Implementation

After the start sequence, the controller regulates the output voltage to the value set by the VID information per Table 1. The controller will control the no-load output voltage to an accuracy of  $\pm 0.5\%$  over the range of 0.25V to 1.52V. A differential amplifier allows voltage sensing for precise voltage regulation at the microprocessor die.

#### **TABLE 1. VID TABLE**

	VID									
7	6	5	4	3	2	1	0	н	EX	V <sub>O</sub> (V)
0	0	0	0	0	0	0	0	0	0	0.00000
0	0	0	0	0	0	0	1	0	1	0.25000
0	0	0	0	0	0	1	0	0	2	0.25500
0	0	0	0	0	0	1	1	0	3	0.26000
0	0	0	0	0	1	0	0	0	4	0.26500
0	0	0	0	0	1	0	1	0	5	0.27000
0	0	0	0	0	1	1	0	0	6	0.27500
0	0	0	0	0	1	1	1	0	7	0.28000
0	0	0	0	1	0	0	0	0	8	0.28500
0	0	0	0	1	0	0	1	0	9	0.29000
0	0	0	0	1	0	1	0	0	Α	0.29500
0	0	0	0	1	0	1	1	0	В	0.30000
0	0	0	0	1	1	0	0	0	С	0.30500
0	0	0	0	1	1	0	1	0	D	0.31000
0	0	0	0	1	1	1	0	0	E	0.31500
0	0	0	0	1	1	1	1	0	F	0.32000
0	0	0	1	0	0	0	0	1	0	0.32500
0	0	0	1	0	0	0	1	1	1	0.33000
0	0	0	1	0	0	1	0	1	2	0.33500
0	0	0	1	0	0	1	1	1	3	0.34000
0	0	0	1	0	1	0	0	1	4	0.34500
0	0	0	1	0	1	0	1	1	5	0.35000
0	0	0	1	0	1	1	0	1	6	0.35500
0	0	0	1	0	1	1	1	1	7	0.36000
0	0	0	1	1	0	0	0	1	8	0.36500
0	0	0	1	1	0	0	1	1	9	0.37000
0	0	0	1	1	0	1	0	1	Α	0.37500
0	0	0	1	1	0	1	1	1	В	0.38000
0	0	0	1	1	1	0	0	1	С	0.38500
0	0	0	1	1	1	0	1	1	D	0.39000
0	0	0	1	1	1	1	0	1	Е	0.39500
0	0	0	1	1	1	1	1	1	F	0.40000
0	0	1	0	0	0	0	0	2	0	0.40500
0	0	1	0	0	0	0	1	2	1	0.41000
0	0	1	0	0	0	1	0	2	2	0.41500
0	0	1	0	0	0	1	1	2	3	0.42000
0	0	1	0	0	1	0	0	2	4	0.42500
0	0	1	0	0	1	0	1	2	5	0.43000
0	0	1	0	0	1	1	0	2	6	0.43500



1 0

1 0 4 A

1 3 B

1 3 D

1 3 F

0 4 0

1 4 1

0 4 2

1 4 3

0 4 4

1 4 5

0 4

1 4

0 4

1 4 9

0 4 C

1 4 D

4 B

3 C

3 E

0.54000

0.54500

0.55000

0.55500

0.56000

0.56500

0.57000

0.57500

0.58000

0.58500

0.59000

0.59500

0.60000

0.60500

0.61000

0.61500

0.62000

0.62500

0.63000

#### **TABLE 1. VID TABLE (Continued)** HEX V<sub>O</sub> (V) 0.44000 0.44500 0.45000 0.45500 Α В 0.46000 С 0.46500 0.47000 D Ε 0.47500 F 0.48000 0.48500 0.49000 0.49500 0.50000 0.50500 0.51000 0.51500 0.52000 0.52500 0.53000 0.53500 Α

#### TABLE 1. VID TABLE (Continued)

**VID** 

			VI	ט						
7	6	5	4	3	2	1	0	HEX		ν <sub>ο</sub> (ν)
0	1	0	0	1	1	1	0	4	E	0.63500
0	1	0	0	1	1	1	1	4	F	0.64000
0	1	0	1	0	0	0	0	5	0	0.64500
0	1	0	1	0	0	0	1	5	1	0.65000
0	1	0	1	0	0	1	0	5	2	0.65500
0	1	0	1	0	0	1	1	5	3	0.66000
0	1	0	1	0	1	0	0	5	4	0.66500
0	1	0	1	0	1	0	1	5	5	0.67000
0	1	0	1	0	1	1	0	5	6	0.67500
0	1	0	1	0	1	1	1	5	7	0.68000
0	1	0	1	1	0	0	0	5	8	0.68500
0	1	0	1	1	0	0	1	5	9	0.69000
0	1	0	1	1	0	1	0	5	Α	0.69500
0	1	0	1	1	0	1	1	5	В	0.70000
0	1	0	1	1	1	0	0	5	С	0.70500
0	1	0	1	1	1	0	1	5	D	0.71000
0	1	0	1	1	1	1	0	5	Е	0.71500
0	1	0	1	1	1	1	1	5	F	0.72000
0	1	1	0	0	0	0	0	6	0	0.72500
0	1	1	0	0	0	0	1	6	1	0.73000
0	1	1	0	0	0	1	0	6	2	0.73500
0	1	1	0	0	0	1	1	6	3	0.74000
0	1	1	0	0	1	0	0	6	4	0.74500
0	1	1	0	0	1	0	1	6	5	0.75000
0	1	1	0	0	1	1	0	6	6	0.75500
0	1	1	0	0	1	1	1	6	7	0.76000
0	1	1	0	1	0	0	0	6	8	0.76500
0	1	1	0	1	0	0	1	6	9	0.77000
0	1	1	0	1	0	1	0	6	Α	0.77500
0	1	1	0	1	0	1	1	6	В	0.78000
0	1	1	0	1	1	0	0	6	С	0.78500
0	1	1	0	1	1	0	1	6	D	0.79000
0	1	1	0	1	1	1	0	6	Е	0.79500
0	1	1	0	1	1	1	1	6	F	0.80000
0	1	1	1	0	0	0	0	7	0	0.80500
0	1	1	1	0	0	0	1	7	1	0.81000
0	1	1	1	0	0	1	0	7	2	0.81500
0	1	1	1	0	0	1	1	7	3	0.82000
0	1	1	1	0	1	0	0	7	4	0.82500
		<u> </u>						<u> </u>		



	TABLE 1. VID TABLE (Continued)									
7	6	5	4	3	2	1	0	н	EX	ν <sub>ο</sub> (ν)
0	1	1	1	0	1	0	1	7	5	0.83000
0	1	1	1	0	1	1	0	7	6	0.83500
0	1	1	1	0	1	1	1	7	7	0.84000
0	1	1	1	1	0	0	0	7	8	0.84500
0	1	1	1	1	0	0	1	7	9	0.85000
0	1	1	1	1	0	1	0	7	Α	0.85500
0	1	1	1	1	0	1	1	7	В	0.86000
0	1	1	1	1	1	0	0	7	С	0.86500
0	1	1	1	1	1	0	1	7	D	0.87000
0	1	1	1	1	1	1	0	7	Е	0.87500
0	1	1	1	1	1	1	1	7	F	0.88000
1	0	0	0	0	0	0	0	8	0	0.88500
1	0	0	0	0	0	0	1	8	1	0.89000
1	0	0	0	0	0	1	0	8	2	0.89500
1	0	0	0	0	0	1	1	8	3	0.90000
1	0	0	0	0	1	0	0	8	4	0.90500
1	0	0	0	0	1	0	1	8	5	0.91000
1	0	0	0	0	1	1	0	8	6	0.91500
1	0	0	0	0	1	1	1	8	7	0.92000
1	0	0	0	1	0	0	0	8	8	0.92500
1	0	0	0	1	0	0	1	8	9	0.93000
1	0	0	0	1	0	1	0	8	Α	0.93500
1	0	0	0	1	0	1	1	8	В	0.94000
1	0	0	0	1	1	0	0	8	С	0.94500
1	0	0	0	1	1	0	1	8	D	0.95000
1	0	0	0	1	1	1	0	8	E	0.95500
1	0	0	0	1	1	1	1	8	F	0.96000
1	0	0	1	0	0	0	0	9	0	0.96500
1	0	0	1	0	0	0	1	9	1	0.97000
1	0	0	1	0	0	1	0	9	2	0.97500
1	0	0	1	0	0	1	1	9	3	0.98000
1	0	0	1	0	1	0	0	9	4	0.98500
1	0	0	1	0	1	0	1	9	5	0.99000
1	0	0	1	0	1	1	0	9	6	0.99500
1	0	0	1	0	1	1	1	9	7	1.00000
1	0	0	1	1	0	0	0	9	8	1.00500
1	0	0	1	1	0	0	1	9	9	1.01000

#### TABLE 1. VID TABLE (Continued)

	VID										
1         0         0         1         1         1         0         0         9         C         1.02500           1         0         0         1         1         1         1         0         1         9         D         1.03000           1         0         0         1         1         1         1         0         9         E         1.03500           1         0         0         1         1         1         1         1         1         9         F         1.04000           1         0         1         0         0         0         0         0         1         0         1.04000           1         0         1         0         0         0         1         0         1         1.05000           1         0         1         0         0         1         0         4         1         1.05000           1         0         1         0         0         1         1         0         4         1.06000           1         0         1         0         1         1         1         0         1 <th< th=""><th colspan="8">7 6 5 4 3 2 1 0</th><th>н</th><th>EX</th><th>Vo (V)</th></th<>	7 6 5 4 3 2 1 0								н	EX	Vo (V)
1         0         0         1         1         1         1         0         1         9         E         1.03000           1         0         0         1         1         1         1         0         9         E         1.03000           1         0         0         0         0         0         0         0         1.04000           1         0         0         0         0         0         0         1         1.04000           1         0         1         0         0         0         0         1         0         1         1.05000           1         0         1         0         0         1         0         4         1         1.05000           1         0         1         0         0         1         0         0         4         1         1.06000           1         0         1         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th>1</th> <th>0</th> <th>0</th> <th>1</th> <th>1</th> <th>1</th> <th>0</th> <th>0</th> <th></th> <th>1</th> <th></th>	1	0	0	1	1	1	0	0		1	
1         0         0         1         1         1         1         1         1         9         F         1.04000           1         0         1         0         0         0         0         0         A         0         1.04500           1         0         1         0         0         0         0         1         A         1         1.05000           1         0         1         0         0         0         1         0         A         2         1.05000           1         0         1         0         0         1         1         A         3         1.06000           1         0         1         0         0         1         1         A         4         1.06500           1         0         1         0         1         0         1         0         0         0         A         4         1.06500           1         0         1         0         1         0         1         0         0         A         4         1.06500           1         0         1         0         1         0 <th< td=""><td></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>9</td><td></td><td></td></th<>		0	0	1	1	1	0	1	9		
1         0         0         1         1         1         1         1         1         9         F         1.04000           1         0         1         0         0         0         0         0         A         0         1.04500           1         0         1         0         0         0         0         1         A         1         1.05000           1         0         1         0         0         0         1         0         A         2         1.05000           1         0         1         0         0         1         1         A         3         1.06000           1         0         1         0         0         1         1         A         4         1.06500           1         0         1         0         1         0         1         0         0         0         A         4         1.06500           1         0         1         0         1         0         1         0         0         A         4         1.06500           1         0         1         0         1         0 <th< td=""><td></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td></td><td>9</td><td>E</td><td>1.03500</td></th<>		0	0	1	1	1	1		9	E	1.03500
1         0         1         0         0         0         0         1         A         1         1.05000           1         0         1         0         0         0         1         0         A         2         1.05500           1         0         1         0         0         1         1         A         3         1.06000           1         0         1         0         0         1         0         A         4         1.06500           1         0         1         0         0         1         0         A         4         1.06500           1         0         1         0         1         0         1         A         5         1.07000           1         0         1         0         0         1         A         6         1.07000           1         0         1         0         1         0         0         A         6         1.07000           1         0         1         0         1         0         0         0         A         8         1.08000           1         0         1	1	0	0	1	1	1	1	1	9	F	
1         0         1         0         0         1         0         A         2         1.05500           1         0         1         0         0         1         1         A         3         1.06000           1         0         1         0         0         1         0         A         4         1.06500           1         0         1         0         0         1         0         A         4         1.06500           1         0         1         0         1         0         1         A         5         1.07000           1         0         1         0         1         0         A         6         1.07500           1         0         1         0         0         0         A         8         1.08000           1         0         1         0         1         0         0         A         8         1.08000           1         0         1         0         1         0         0         A         8         1.08500           1         0         1         0         1         0         1	1	0	1	0	0	0	0	0	Α	0	1.04500
1         0         1         0         0         1         1         A         3         1.06000           1         0         1         0         0         1         0         0         A         4         1.06500           1         0         1         0         0         1         0         1         A         5         1.07000           1         0         1         0         0         1         1         0         A         6         1.07500           1         0         1         0         0         1         1         A         7         1.08000           1         0         1         0         1         0         0         A         8         1.08500           1         0         1         0         1         0         0         A         8         1.09000           1         0         1         0         1         0         1         A         9         1.09000           1         0         1         0         1         0         1         A         A         1.09000           1         0	1	0	1	0	0	0	0	1	Α	1	1.05000
1         0         1         0         0         1         0         0         A         4         1.06500           1         0         1         0         1         0         1         A         5         1.07000           1         0         1         0         0         1         1         0         A         6         1.07500           1         0         1         0         0         1         1         1         A         7         1.08000           1         0         1         0         1         0         0         0         A         8         1.08500           1         0         1         0         1         0         0         0         A         A         1.09500           1         0         1         0         1         0         0         A         A         1.09500           1         0         1         0         1         0         0         A         C         1.10500           1         0         1         0         1         1         0         0         A         E         1.11500     <	1	0	1	0	0	0	1	0	Α	2	1.05500
1         0         1         0         1         0         1         A         5         1.07000           1         0         1         0         1         1         0         A         6         1.07500            1         0         1         0         0         1         1         0         A         6         1.07500           1         0         1         0         0         0         A         8         1.08000           1         0         1         0         0         0         A         8         1.08500           1         0         1         0         1         0         A         A         1.09500           1         0         1         0         1         0         A         A         1.09500           1         0         1         0         1         0         A         C         1.10900           1         0         1         0         1         1         0         A         E         1.11500           1         0         1         1         1         0         0         0         B	1	0	1	0	0	0	1	1	Α	3	1.06000
1         0         1         0         0         1         1         0         A         6         1.07500           1         0         1         0         0         1         1         1         A         7         1.08000           1         0         1         0         1         0         0         0         A         8         1.08500           1         0         1         0         1         0         0         1         A         9         1.09000           1         0         1         0         1         0         0         1         A         9         1.09000           1         0         1         0         1         0         0         1         0         1         0         1         0         1         0         1         0         1         1         0         0         0         0         0         1         1         0         0         0         0         0         1         1         0         0         0         0         0         0         1         1         0         0         1         1 <t< td=""><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>Α</td><td>4</td><td>1.06500</td></t<>	1	0	1	0	0	1	0	0	Α	4	1.06500
1         0         1         0         1         1         1         A         7         1.08000           1         0         1         0         0         0         A         8         1.08500           1         0         1         0         1         0         0         1         A         9         1.09000           1         0         1         0         1         0         1         A         9         1.09000           1         0         1         0         1         0         A         A         1.09000           1         0         1         0         1         0         A         A         1.09000           1         0         1         0         1         0         A         A         1.09000           1         0         1         0         1         1         0         A         C         1.10000           1         0         1         1         1         0         0         A         E         1.11000           1         0         1         1         1         0         0         0	1	0	1	0	0	1	0	1	Α	5	1.07000
1         0         1         0         1         0         0         0         A         8         1.08500           1         0         1         0         1         0         1         A         9         1.09000           1         0         1         0         1         0         1         A         A         1.09000           1         0         1         0         1         0         1         A         A         1.09000           1         0         1         0         1         0         A         A         1.09000           1         0         1         0         1         1         0         A         C         1.10000           1         0         1         0         1         1         0         0         A         E         1.11000           1         0         1         1         1         1         0         0         0         B         0         1.12500           1         0         1         1         0         0         0         1         B         1         1.13000           1	1	0	1	0	0	1	1	0	Α	6	1.07500
1         0         1         0         0         1         A         9         1.09000           1         0         1         0         1         0         1         0         A         A         1.09500           1         0         1         0         1         0         A         A         1.09500           1         0         1         0         1         1         0         A         A         1.09500           1         0         1         0         1         1         0         A         C         1.10000           1         0         1         0         1         1         0         1         A         D         1.11000           1         0         1         0         1         1         1         0         A         E         1.11500           1         0         1         1         1         0         0         0         B         0         1.12500           1         0         1         1         0         0         0         1         B         1         1.13500           1         0	1	0	1	0	0	1	1	1	Α	7	1.08000
1         0         1         0         1         0         1         0         A         A         1.09500           1         0         1         0         1         1         1         A         B         1.10000           1         0         1         0         1         1         0         0         A         C         1.10500           1         0         1         0         1         1         0         1         A         D         1.11000           1         0         1         0         1         1         1         0         A         E         1.12000           1         0         1         1         1         1         0         A         E         1.12000           1         0         1         1         1         0         0         0         B         0         1.12500           1         0         1         1         0         0         0         1         B         1         1.13000           1         0         1         1         0         0         1         B         2         1.13500     <	1	0	1	0	1	0	0	0	Α	8	1.08500
1         0         1         0         1         1         A         B         1.10000           1         0         1         0         1         1         A         B         1.10000           1         0         1         0         1         A         D         1.11000           1         0         1         0         1         1         0         A         E         1.11000           1         0         1         0         1         1         1         A         F         1.12000           1         0         1         1         1         1         A         F         1.12000           1         0         1         1         1         0         0         0         B         0         1.12500           1         0         1         1         0         0         0         1         B         1         1.13000           1         0         1         1         0         0         1         1         B         1.14000           1         0         1         1         0         0         0         B	1	0	1	0	1	0	0	1	Α	9	1.09000
1         0         1         1         0         0         A         C         1.10500           1         0         1         0         1         A         D         1.11000           1         0         1         0         1         A         D         1.11000           1         0         1         0         1         1         0         A         E         1.11500           1         0         1         0         1         1         1         A         F         1.12500           1         0         1         1         0         0         0         0         B         0         1.12500           1         0         1         1         0         0         0         1         B         1         1.13000           1         0         1         1         0         0         1         1         B         2         1.13500           1         0         1         1         0         0         1         1         1.14000           1         0         1         1         0         1         1         1.15000	1	0	1	0	1	0	1	0	Α	Α	1.09500
1         0         1         0         1         A         D         1.11000           1         0         1         0         1         1         0         A         E         1.11000           1         0         1         0         1         1         1         0         A         E         1.12000           1         0         1         1         1         1         1         A         F         1.12000           1         0         1         1         0         0         0         0         B         0         1.12500           1         0         1         1         0         0         0         1         B         1         1.13000           1         0         1         1         0         0         1         1         1.13000           1         0         1         1         0         1         1         1.14000           1         0         1         1         0         1         1         1.14000         1         1         1.14000         1         1         1.14000         1         1         1.15000	1	0	1	0	1	0	1	1	Α	В	1.10000
1         0         1         1         1         0         A         E         1.11500           1         0         1         0         1         1         1         A         F         1.12000           1         0         1         1         1         1         A         F         1.12000           1         0         1         1         0         0         0         0         B         0         1.12500           1         0         1         1         0         0         0         1         B         1         1.13000           1         0         1         1         0         0         1         B         2         1.13500           1         0         1         1         0         0         1         1         1.14000           1         0         1         1         0         0         0         B         4         1.14500           1         0         1         1         0         1         1         1         1.14500           1         0         1         1         1         0         1	1	0	1	0	1	1	0	0	Α	С	1.10500
1         0         1         1         1         1         1         A         F         1.12000           1         0         1         1         0         0         0         0         B         0         1.12500           1         0         1         1         0         0         0         1         B         1         1.13000           1         0         1         1         0         0         1         0         B         2         1.13500           1         0         1         1         0         0         1         1         B         3         1.14000           1         0         1         1         0         0         0         B         4         1.14500           1         0         1         1         0         0         1         B         5         1.15000           1         0         1         1         0         1         1         B         6         1.15500           1         0         1         1         1         0         0         0         B         8         1.16500	1	0	1	0	1	1	0	1	Α	D	1.11000
1         0         1         1         0         0         0         0         B         0         1.12500           1         0         1         1         0         0         0         1         B         1         1.13000           1         0         1         1         0         0         1         0         B         2         1.13500           1         0         1         1         0         0         1         1         B         3         1.14000           1         0         1         1         0         1         0         0         B         4         1.14500           1         0         1         1         0         1         0         1         B         5         1.15000           1         0         1         1         0         1         1         0         B         6         1.15500           1         0         1         1         1         0         0         0         B         8         1.16000           1         0         1         1         1         0         0         1 <td< td=""><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>Α</td><td>E</td><td>1.11500</td></td<>	1	0	1	0	1	1	1	0	Α	E	1.11500
1         0         1         1         0         0         0         1         B         1         1.13000           1         0         1         1         0         0         1         0         B         2         1.13500           1         0         1         1         0         0         1         1         B         3         1.14000           1         0         1         1         0         0         0         B         4         1.14500           1         0         1         1         0         1         0         1         B         5         1.15000           1         0         1         1         0         1         1         0         B         6         1.15500           1         0         1         1         1         0         0         0         B         6         1.15500           1         0         1         1         1         0         0         0         0         B         8         1.16000           1         0         1         1         1         0         0         1 <td< td=""><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>Α</td><td>F</td><td>1.12000</td></td<>	1	0	1	0	1	1	1	1	Α	F	1.12000
1         0         1         1         0         0         1         0         B         2         1.13500           1         0         1         1         0         1         1         B         3         1.14000           1         0         1         0         1         0         0         B         4         1.14500           1         0         1         1         0         1         0         1         B         5         1.15000           1         0         1         1         0         1         1         0         B         6         1.15500           1         0         1         1         0         1         1         0         B         6         1.16000           1         0         1         1         1         0         0         0         B         8         1.16500           1         0         1         1         1         0         0         1         B         9         1.17000           1         0         1         1         1         0         1         1         B         B <td< td=""><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>В</td><td>0</td><td>1.12500</td></td<>	1	0	1	1	0	0	0	0	В	0	1.12500
1       0       1	1	0	1	1	0	0	0	1	В	1	1.13000
1       0       1       1       0       1       0       0       8       4       1.14500         1       0       1       1       0       1       0       1       8       5       1.15000         1       0       1       1       0       1       1       0       8       6       1.15500         1       0       1       1       1       0       8       6       1.15500         1       0       1       1       1       0       0       0       8       8       1.16000         1       0       1       1       1       0       0       0       8       8       1.16500         1       0       1       1       1       0       0       1       8       9       1.17000         1       0       1       1       1       0       1       1       8       1.18500         1       0       1       1       1       1       0       0       8       0       1.18500         1       0       1       1       1       1       0       0       0       0 <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>В</td> <td>2</td> <td>1.13500</td>	1	0	1	1	0	0	1	0	В	2	1.13500
1       0       1       1       0       1       0       1       8       5       1.15000         1       0       1       1       0       1       1       0       8       6       1.15500         1       0       1       1       1       1       0       8       6       1.15500         1       0       1       1       1       0       0       0       8       8       1.16000         1       0       1       1       1       0       0       0       8       8       1.17000         1       0       1       1       1       0       0       1       8       9       1.17000         1       0       1       1       0       1       0       8       A       1.17500         1       0       1       1       1       0       1       1       8       B       1.18500         1       0       1       1       1       0       0       0       0       0       0       1.18500         1       0       1       1       1       1       0       0 <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>В</td> <td>3</td> <td>1.14000</td>	1	0	1	1	0	0	1	1	В	3	1.14000
1       0       1       1       0       1       1       0       8       6       1.15500         1       0       1       1       1       1       1       1       1       1.16000         1       0       1       1       1       1       1       1       1       1.16000         1       0       1       1       1       0       0       0       8       8       1.16500         1       0       1       1       1       0       0       1       8       9       1.17000         1       0       1       1       1       0       1       0       8       A       1.17500         1       0       1       1       1       0       1       1       8       B       1.18500         1       0       1       1       1       1       0       0       8       C       1.18500         1       0       1       1       1       1       0       0       8       E       1.19000         1       0       1       1       1       1       1       1       1 <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>В</td> <td>4</td> <td>1.14500</td>	1	0	1	1	0	1	0	0	В	4	1.14500
1       0       1       1       1       1       1       1       1.16000         1       0       1       1       1       1       1       1.16000         1       0       1       1       1       0	1	0	1	1	0	1	0	1	В	5	1.15000
1       0       1       1       1       0       0       0       0       8       8       1.16500         1       0       1       1       1       0       0       1       1       1.17000         1       0       1       1       0       1       0       8       A       1.17500         1       0       1       1       1       0       1       1       1       1.18500         1       0       1       1       1       1       0       0       8       C       1.18500         1       0       1       1       1       1       0       1       8       D       1.19000         1       0       1       1       1       1       0       8       E       1.19500         1       0       1 <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>В</td> <td>6</td> <td>1.15500</td>	1	0	1	1	0	1	1	0	В	6	1.15500
1       0       1       1       1       0       0       1       B       9       1.17000         1       0       1       1       0       1       0       B       A       1.17500         1       0       1       1       1       0       1       1       B       B       1.18500         1       0       1       1       1       1       0       0       B       C       1.18500         1       0       1       1       1       1       0       1       B       D       1.19000         1       0       1       1       1       1       1       0       B       E       1.19500         1       0       1       1       1       1       1       B       F       1.20000         1       1       0       0       0       0       0       0       0       0       1       1       1.21000	1	0	1	1	0	1	1	1	В	7	1.16000
1       0       1       1       1       0       1       0       8       A       1.17500         1       0       1	1	0	1	1	1	0	0	0	В	8	1.16500
1       0       1	1	0	1	1	1	0	0	1	В	9	1.17000
1       0       1       1       1       1       0       0       B       C       1.18500         1       0       1       1       1       1       0       1       B       D       1.19000         1       0       1       1       1       1       0       B       E       1.19500         1       0       1       1       1       1       1       B       F       1.20000         1       1       0       0       0       0       0       0       0       1.20500         1       1       0       0       0       0       1       0       1.21000	1	0	1	1	1	0	1	0	В	Α	1.17500
1       0       1       1       1       1       0       1       B       D       1.19000         1       0       1       1       1       1       1       0       B       E       1.19500         1       0       1       1       1       1       1       B       F       1.20000         1       1       0       0       0       0       0       0       0       1.20500         1       1       0       0       0       0       1       0       1.21000	1	0	1	1	1	0	1	1	В	В	1.18000
1     0     1     1     1     1     1     0     B     E     1.19500       1     0     1     1     1     1     1     B     F     1.20000       1     1     0     0     0     0     0     0     0     0     1.20500       1     1     0     0     0     0     0     1     0     1.21000	1	0	1	1	1	1	0	0	В	С	1.18500
1     0     1     1     1     1     1     1     1     8     F     1.20000       1     1     0     0     0     0     0     0     0     1.20500       1     1     0     0     0     0     0     1     0     1.21000	1	0	1	1	1	1	0	1	В	D	1.19000
1     1     0     0     0     0     0     0     0     1     0     0     1 <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>В</td> <td>E</td> <td>1.19500</td>	1	0	1	1	1	1	1	0	В	E	1.19500
1 1 0 0 0 0 0 1 C 1 1.21000	1	0	1	1	1	1	1	1	В	F	1.20000
	1	1	0	0	0	0	0	0	С	0	1.20500
1         1         0         0         0         0         1         0         C         2         1.21500	1	1	0	0	0	0	0	1	С	1	1.21000
	1	1	0	0	0	0	1	0	С	2	1.21500



1.01500

1.02000

Α

В

VID										
7	6	5	4	3	2	1	0	Н	EX	V <sub>O</sub> (V)
1	1	0	0	0	0	1	1	С	3	1.22000
1	1	0	0	0	1	0	0	С	4	1.22500
1	1	0	0	0	1	0	1	С	5	1.23000
1	1	0	0	0	1	1	0	С	6	1.23500
1	1	0	0	0	1	1	1	С	7	1.24000
1	1	0	0	1	0	0	0	С	8	1.24500
1	1	0	0	1	0	0	1	С	9	1.25000
1	1	0	0	1	0	1	0	С	Α	1.25500
1	1	0	0	1	0	1	1	С	В	1.26000
1	1	0	0	1	1	0	0	С	С	1.26500
1	1	0	0	1	1	0	1	С	D	1.27000
1	1	0	0	1	1	1	0	С	E	1.27500
1	1	0	0	1	1	1	1	С	F	1.28000
1	1	0	1	0	0	0	0	D	0	1.28500
1	1	0	1	0	0	0	1	D	1	1.29000
1	1	0	1	0	0	1	0	D	2	1.29500
1	1	0	1	0	0	1	1	D	3	1.30000
1	1	0	1	0	1	0	0	D	4	1.30500
1	1	0	1	0	1	0	1	D	5	1.31000
1	1	0	1	0	1	1	0	D	6	1.31500
1	1	0	1	0	1	1	1	D	7	1.32000
1	1	0	1	1	0	0	0	D	8	1.32500
1	1	0	1	1	0	0	1	D	9	1.33000
1	1	0	1	1	0	1	0	D	Α	1.33500
1	1	0	1	1	0	1	1	D	В	1.34000
1	1	0	1	1	1	0	0	D	С	1.34500
1	1	0	1	1	1	0	1	D	D	1.35000
1	1	0	1	1	1	1	0	D	E	1.35500
1	1	0	1	1	1	1	1	D	F	1.36000
1	1	1	0	0	0	0	0	E	0	1.36500
1	1	1	0	0	0	0	1	E	1	1.37000
1	1	1	0	0	0	1	0	E	2	1.37500
1	1	1	0	0	0	1	1	E	3	1.38000
1	1	1	0	0	1	0	0	E	4	1.38500
1	1	1	0	0	1	0	1	E	5	1.39000
1	1	1	0	0	1	1	0	E	6	1.39500
1	1	1	0	0	1	1	1	E	7	1.40000
1	1	1	0	1	0	0	0	E	8	1.40500
1	1	1	0	1	0	0	1	E	9	1.41000

**TABLE 1. VID TABLE (Continued)** 

VID										
7	6	5	4	3	2	1	0	н	EX	ν <sub>ο</sub> (ν)
1	1	1	0	1	0	1	0	Е	Α	1.41500
1	1	1	0	1	0	1	1	Е	В	1.42000
1	1	1	0	1	1	0	0	Е	С	1.42500
1	1	1	0	1	1	0	1	E	D	1.43000
1	1	1	0	1	1	1	0	Е	Е	1.43500
1	1	1	0	1	1	1	1	Е	F	1.44000
1	1	1	1	0	0	0	0	F	0	1.44500
1	1	1	1	0	0	0	1	F	1	1.45000
1	1	1	1	0	0	1	0	F	2	1.45500
1	1	1	1	0	0	1	1	F	3	1.46000
1	1	1	1	0	1	0	0	F	4	1.46500
1	1	1	1	0	1	0	1	F	5	1.47000
1	1	1	1	0	1	1	0	F	6	1.47500
1	1	1	1	0	1	1	1	F	7	1.48000
1	1	1	1	1	0	0	0	F	8	1.48500
1	1	1	1	1	0	0	1	F	9	1.49000
1	1	1	1	1	0	1	0	F	Α	1.49500
1	1	1	1	1	0	1	1	F	В	1.50000
1	1	1	1	1	1	0	0	F	С	1.50500
1	1	1	1	1	1	0	1	F	D	1.51000
1	1	1	1	1	1	1	0	F	E	1.51500
1	1	1	1	1	1	1	1	F	F	1.52000




FIGURE 10. DIFFERENTIAL SENSING AND LOAD LINE IMPLEMENTATION

As the load current increases from zero, the output voltage will droop from the VID table value by an amount proportional to the load current to achieve the load line. The controller can sense the inductor current through the intrinsic DC Resistance (DCR) of the inductors (as shown in Figure 3 on page 6) or through resistors in series with the inductors (as shown in Figure 4 on page 10). In both methods, capacitor  $\textbf{C}_n$  voltage represents the inductor total currents. A droop amplifier converts  $\textbf{C}_n$  voltage into an internal current source with the gain set by resistor  $\textbf{R}_i.$  The current source is used for load line implementation, current monitor and overcurrent protection.

Figure 10 shows the load line implementation. The controller drives a current source  $I_{droop}$  out of the FB pin, described by Equation 1.

$$I_{droop} = \frac{V_{Cn}}{R_i}$$
 (EQ. 1)

When using inductor DCR current sensing, a single NTC element is used to compensate the positive temperature coefficient of the copper winding thus sustaining the load line accuracy with reduced cost.

 $l_{droop}$  flows through resistor  $R_{droop}$  and creates a voltage drop, as shown in Equation 2.

$$V_{droop} = R_{droop} \times I_{droop}$$
 (EQ. 2)

 $V_{droop}$  is the droop voltage required to implement load line. Changing  $R_{droop}$  or scaling  $I_{droop}$  can both change the load line slope. Since  $I_{droop}$  also sets the overcurrent protection level, it is recommended to first scale  $I_{droop}$  based on OCP requirement, then select an appropriate  $R_{droop}$  value to obtain the desired load line slope.

#### **Current Monitor**

The controller provides the current monitor function. IMON and IMONG pin reports the inductor current for bothe VRs respectively.

The IMON pin outputs a high-speed analog current source that is 1/4 of the droop current flowing out of the FB pin as Equation 3:

$$I_{\text{IMON}} = 0.25 \times I_{\text{droop}} \tag{EQ. 3}$$

A resistor  $R_{imon}$  is connected to the IMON pin to convert the IMON pin current to voltage. A capacitor should be paralleled with  $R_{imon}$  to filter the voltage information.

The IMON pin voltage range is 0V to 1.2V. The controller monitors the IMON pin voltage and considers that ISL95839 has reached  $I_{CCMAX}$  when IMON pin voltage is 1.2V.

IMONG pin has the same operation principle as IMON pin.

#### **Differential Voltage Sensing**

Figure 10 also shows the differential voltage sensing scheme. VCC<sub>SENSE</sub> and VSS<sub>SENSE</sub> are the remote voltage sensing signals from the processor die. A unity gain differential amplifier senses the VSS<sub>SENSE</sub> voltage and adds it to the DAC output. The error amplifier regulates the inverting and the non-inverting input voltages to be equal, as shown in Equation 4:

$$VCC_{SENSE} + V_{droop} = V_{DAC} + VSS_{SENSE}$$
 (EQ. 4)

Rewriting Equation 4 and substitution of Equation 2 gives:

$$VCC_{SENSE} - VSS_{SENSE} = V_{DAC} - R_{droop} \times I_{droop}$$
 (EQ. 5)

Equation 5 is the exact equation required for load line implementation.

The VCC\_SENSE and VSS\_SENSE signals come from the processor die. The feedback will be open circuit in the absence of the processor. As Figure 10 shows, it is recommended to add a "catch" resistor to feed the VR local output voltage back to the compensator, and add another "catch" resistor to connect the VR local output ground to the RTN pin. These resistors, typically  $100\sim1000$ , will provide voltage feedback if the system is powered up without a processor installed.

#### **Phase Current Balancing**




FIGURE 11. CURRENT BALANCING CIRCUIT

The controller monitors individual phase average current by monitoring the ISEN1, ISEN2, and ISEN3 voltages. Figure 11 shows the recommended current balancing circuit. Each phase node voltage is averaged by a low-pass filter consisting of  $R_{\rm isen}$  and  $C_{\rm isen}$ , and presented to the corresponding ISEN pin.  $R_{\rm isen}$  should be routed to inductor phase-node pad in order to eliminate the effect of phase node parasitic PCB DCR. Equations 6 thru 8 give the ISEN pin voltages:

$$V_{ISEN1} = (R_{dcr1} + R_{pcb1}) \times I_{L1}$$
 (EQ. 6)

$$V_{ISEN2} = (R_{dcr2} + R_{pcb2}) \times I_{L2}$$
 (EQ. 7)

$$V_{ISEN3} = (R_{dcr3} + R_{pcb3}) \times I_{L3}$$
 (EQ. 8)

where  $R_{dcr1}$ ,  $R_{dcr2}$  and  $R_{dcr3}$  are inductor DCR;  $R_{pcb1}$ ,  $R_{pcb2}$  and  $R_{pcb3}$  are parasitic PCB DCR between the inductor output side pad and the output voltage rail; and  $I_{L1}$ ,  $I_{L2}$  and  $I_{L3}$  are inductor average currents.

The controller will adjust the phase pulse-width relative to the other phases to make  $V_{ISEN1} = V_{ISEN2} = V_{ISEN3}$ , thus to achieve  $I_{L1} = I_{L2} = I_{L3}$ , when there are  $R_{dcr1} = R_{dcr2} = R_{dcr3}$  and  $R_{pcb1} = R_{pcb2} = R_{pcb3}$ .

Using the same components for L1, L2 and L3 will provide a good match of  $R_{dcr1},\,R_{dcr2}$  and  $R_{dcr3}.$  Board layout will determine  $R_{pcb1},\,R_{pcb2}$  and  $R_{pcb3}.$  It is recommended to have symmetrical layout for the power delivery path between each inductor and the output voltage rail, such that  $R_{pcb1} = R_{pcb2} = R_{pcb3}.$ 






FIGURE 12. DIFFERENTIAL-SENSING CURRENT BALANCING CIRCUIT

Sometimes, it is difficult to implement symmetrical layout. For the circuit shown in Figure 11, asymmetric layout causes different  $R_{pcb1},\,R_{pcb2}$  and  $R_{pcb3}$  thus current imbalance. Figure 12 shows a recommended differential-sensing current balancing circuit. The current sensing traces should be routed to the inductor pads so they only pick up the inductor DCR voltage. Each ISEN pin sees the average voltage of three sources: its own phase inductor phase-node pad, and the other two phases inductor output side pads. Equations 9 thru 11 give the ISEN pin voltages:

$$V_{ISEN1} = V_{1p} + V_{2n} + V_{3n}$$
 (EQ. 9)

$$V_{ISEN2} = V_{1n} + V_{2p} + V_{3n}$$
 (EQ. 10)

$$V_{ISEN3} = V_{1n} + V_{2n} + V_{3p}$$
 (EQ. 11)

The controller will make  $V_{ISEN1} = V_{ISEN2} = V_{ISEN3}$ , as shown in Equations 12 and 13:

$$V_{1p} + V_{2n} + V_{3n} = V_{1n} + V_{2p} + V_{3n}$$
 (EQ. 12)

$$V_{1n} + V_{2p} + V_{3n} = V_{1n} + V_{2n} + V_{3p}$$
 (EQ. 13)

Rewriting Equation 12 gives Equation 14:

$$V_{1p} - V_{1n} = V_{2p} - V_{2n}$$
 (EQ. 14)

and rewriting Equation 13 gives Equation 15:

$$V_{2p} - V_{2n} = V_{3p} - V_{3n}$$
 (EQ. 15)

Combining Equations 14 and 15 gives:

$$V_{1p} - V_{1n} = V_{2p} - V_{2n} = V_{3p} - V_{3n}$$
 (EQ. 16)

Therefore:

$$R_{dcr1} \times I_{L1} = R_{dcr2} \times I_{L2} = R_{dcr3} \times I_{L3}$$
 (EQ. 17)

Current balancing ( $I_{L1} = I_{L2} = I_{L3}$ ) will be achieved when there is  $R_{dcr1} = R_{dcr2} = R_{dcr3}$ .  $R_{pcb1}$ ,  $R_{pcb2}$  and  $R_{pcb3}$  will not have any effect.

Since the slave ripple capacitor voltages mimic the inductor currents, R3™ modulator can naturally achieve excellent current balancing during steady state and dynamic operations. Figure 13 shows current balancing performance of the evaluation board with load transient of 12A/51A at different rep rates. The inductor currents follow the load current dynamic change with the output capacitors supplying the difference. The inductor currents can track the load current well at low rep rate, but cannot keep up when the rep rate gets into the hundred-kHz range, where it's out of the control loop bandwidth. The controller achieves excellent current balancing in all cases.




FIGURE 13. CURRENT BALANCING DURING DYNAMIC OPERATION. CH1: IL1, CH2: IL0AD, CH3: IL2, CH4: IL3

#### **CCM Switching Frequency**

The resistor from COMPG and GND sets four different switching frequencies: 300kHz, 350kHz, 400kHz and 450kHz. Please refer to Table 8 on page 27 for details.

To improve the efficiency at low VID, fixed on-time and period stretching will be implemented and CCM switching frequency will be proportional to the VID. The switching frequency will be stretched to 150kHz when VID = 0.25V. The VID starting to period stretching will be  $0.5V*f_{SW\_SET}/300$ . For example, period stretching will start at VID = 0.5V with 300kHz switching frequency setting, and period stretching will start at VID = 0.75V with 450kHz switching frequency setting.

#### **Modes of Operation**

**TABLE 2. VR1 MODES OF OPERATION** 

PWM3	ISEN2	CONFIG.	PS	MODE	OCP THRESHOLD (µA)
То	То	3-phase	0	3-phase CCM	60
External Driver	Power Stage	CPU VR Config.	1	2-phase CCM	40
Dilvei	Stage	comig.	2	1-phase DE	20
			3		
Tied to 5V		2-phase	0	2-phase CCM	60
		CPU VR Config.	1	1-phase CCM	30
		comig.	2	1-phase DE	
			3		
	Tied to	1-phase	0	1-phase CCM	60
	5V	CPU VR Config.	1		
		comig.	2	1-phase DE	
			3		

VR1 can be configured for 3, 2 or 1-phase operation. Table 2 shows VR1 configurations and operational modes, programmed by the PWM3 pin and the ISEN2 pin status, and the PS command. For 2-phase configuration, tie the PWM3 pin to 5V. In this configuration, phases 1 and 2 are active. For 1-phase configuration, tie the PWM3 pin and the ISEN2 pin to 5V. In this configuration, only phase-1 is active.

In 3-phase configuration, VR1 operates in 3-phase CCM in PS0. It enters 2-phase CCM mode in PS1 by dropping phase 3 and reducing the overcurrent and the way-overcurrent protection levels to 2/3 of the initial values. It enters 1-phase DE mode in PS2 and PS3 by dropping phase 2, phase 3 and reducing the overcurrent and the way-overcurrent protection levels to 1/3 of the initial values.

In 2-phase configuration, VR1 operates in 2-phase CCM in PS0. It enters 1-phase CCM mode in PS1, and enters 1-phase DE mode in PS2 and PS3 by dropping phase 2, and reducing the overcurrent and the way-overcurrent protection levels to 1/2 of the initial values.

In 1-phase configuration, VR1 operates in 1-phase CCM in PS0 and PS1, and enters 1-phase DE mode in PS2 and PS3.

Table 3 shows VR2 operational modes, programmed by the PS command. VR2 operates in CCM in PS0 and PS1, and enters DE mode in PS2 and PS3.

VR2 can be disabled completely by tying ISUMNG to 5V, and all communication to VR2 will be rejected.

**TABLE 3. VR2 MODES OF OPERATION** 

PS	MODE	OCP THRESHOLD (μA)
0	1-phase CCM	60
1		
2	1-phase DE	
3		

#### **Dynamic Operation**

VR1 and VR2 behave the same during dynamic operation. The controller responds to VID changes by slewing to the new voltage at a slew rate indicated in the SetVID command. There are three SetVID slew rates, namely SetVID\_fast, SetVID\_slow and SetVID decay.

SetVID\_fast command prompts the controller to enter CCM and to actively drive the output voltage to the new VID value at a minimum 10mV/µs slew rate.

SetVID\_slow command prompts the controller to enter CCM and to actively drive the output voltage to the new VID value at a minimum  $2.5mV/\mu s$  slew rate.




FIGURE 14. SETVID DECAY PRE-EMPTIVE BEHAVIOR

SetVID\_decay command prompts the controller to enter DE mode. The output voltage will decay down to the new VID value at a slew rate determined by the load. If the voltage decay rate is too fast, the controller will limit the voltage slew rate at  $10\text{mV}/\mu\text{s}$ .

ALERT# will be asserted low at the end of SetVID\_fast and SetVID\_slow VID transitions.

Figure 14 shows SetVID Decay Pre-Emptive behavior. The controller receives a SetVID\_decay command at t1. The VR enters DE mode and the output voltage Vo decays down slowly. At t2, before Vo reaches the intended VID target of the SetVID\_decay command, the controller receives a SetVID\_fast (or SetVID\_slow) command to go to a voltage higher than the actual Vo. The controller will turn around immediately and slew Vo to the new target voltage at the slew rate specified by the SetVID command. At t3, Vo reaches the new target voltage and the controller asserts the ALERT# signal.

The R3™ modulator intrinsically has voltage feed-forward. The output voltage is insensitive to a fast slew rate input voltage change.

#### **VR HOT#/ALERT# Behavior**




FIGURE 15. VR\_HOT#/ALERT# BEHAVIOR

The controller drives  $60\mu A$  current source out of the NTC pin and the NTCG pin alternatively at approximately 36kHz frequency with 50% duty cycle. The current source flows through the respective NTC resistor networks on the pins and creates voltages that are monitored by the controller through an A/D converter (ADC) to generate the  $T_{ZONE}$  value. Table 4 shows the programming table for  $T_{ZONE}$ . The user needs to scale the NTC and the NTCG network resistance such that it generates the NTC (and NTCG) pin voltage that corresponds to the left-most column. Do not use any capacitor to filter the voltage.

TABLE 4. T<sub>ZONE</sub> TABLE

VNTC (V)	T <sub>MAX</sub> (%)	T <sub>ZONE</sub>							
0.84	>100	FFh							
0.88	100	FFh							
0.92	97	7Fh							
0.96	94	3Fh							
1.00	91	1Fh							
1.04	88	0Fh							
1.08	85	07h							
1.12	82	03h							
1.16	79	01h							
1.2	76	01h							
>1.2	<76	00h							

Figure 15 shows how the NTC and the NTCG network should be designed to get correct VR\_HOT#/ALERT# behavior when the system temperature rises and falls, manifested as the NTC and the NTCG pin voltage falls and rises. The series of events are:

- 1. The temperature rises so the NTC pin (or the NTCG pin) voltage drops. T<sub>ZONE</sub> value changes accordingly.
- 2. The temperature crosses the threshold where T<sub>ZONE</sub> register Bit 6 changes from 0 to 1.
- 3. The controller changes Status\_1 register bit 1 from 0 to 1.



- 4. The controller asserts ALERT#.
- The CPU reads Status\_1 register value to know that the alert assertion is due to T<sub>ZONE</sub> register Bit 6 flipping.
- 6. The controller clears ALERT#.
- 7. The temperature continues rising.
- The temperature crosses the threshold where T<sub>ZONE</sub> register Bit 7 changes from 0 to 1.
- The controllers asserts VR\_HOT# signal. The CPU throttles back and the system temperature starts dropping eventually.
- 10. The temperature crosses the threshold where T<sub>ZONE</sub> register Bit 6 changes from 1 to 0. This threshold is 1 ADC step lower than the one when VR\_HOT# gets asserted, to provide 3% hysteresis.
- 11. The controllers de-asserts VR\_HOT# signal.
- 12. The temperature crosses the threshold where T<sub>ZONE</sub> register Bit 5 changes from 1 to 0. This threshold is 1 ADC step lower than the one when ALERT# gets asserted during the temperature rise to provide 3% hysteresis.
- 13. The controller changes Status\_1 register bit 1 from 1 to 0.
- 14. The controller asserts ALERT#.
- 15. The CPU reads Status\_1 register value to know that the alert assertion is due to T<sub>ZONE</sub> register Bit 5 flipping.
- 16. The controller clears ALERT#.

#### **FB2 Function**




FIGURE 16. FB2 FUNCTION

Figure 16 shows the FB2 function. A switch (called FB2 switch) turns on to short the FB and the FB2 pins when the controller is in 2-phase mode. Capacitors C3.1 and C3.2 are in parallel, serving as part of the compensator. When the controller enters 1-phase mode, the FB2 switch turns off, removing C3.2 and leaving only C3.1 in the compensator. The compensator gain will increase with the removal of C3.2. By properly sizing C3.1 and C3.2, the compensator can be optimal for both 3-, 2-phase mode and 1-phase mode.

When the FB2 switch is off, C3.2 is disconnected from the FB pin. However, the controller still actively drives the FB2 pin voltage to follow the FB pin voltage such that C3.2 voltage always follows C3.1 voltage. When the controller turns on the FB2 switch, C3.2 will be reconnected to the compensator smoothly.

The FB2 function ensures excellent transient response in both 3-, 2-phase mode and 1-phase mode. If one decides not to use the FB2 function, simply populate C3.1 only.

## Adaptive Body Diode Conduction Time Reduction

In DCM, the controller turns off the low-side MOSFET when the inductor current approaches zero. During on-time of the low-side MOSFET, phase voltage is negative and the amount is the MOSFET r<sub>DS(ON)</sub> voltage drop, which is proportional to the inductor current. A phase comparator inside the controller monitors the phase voltage during on-time of the low-side MOSFET and compares it with a threshold to determine the zero-crossing point of the inductor current. If the inductor current has not reached zero when the low-side MOSFET turns off, it'll flow through the low-side MOSFET body diode, causing the phase node to have a larger voltage drop until it decays to zero. If the inductor current has crossed zero and reversed the direction when the low-side MOSFET turns off, it'll flow through the high-side MOSFET body diode, causing the phase node to have a spike until it decays to zero. The controller continues monitoring the phase voltage after turning off the low-side MOSFET and adjusts the phase comparator threshold voltage accordingly in iterative steps such that the low-side MOSFET body diode conducts for approximately 40ns to minimize the body diode-related loss.

#### **Protections**

VR1 and VR2 both provide overcurrent, current-balance and overvoltage fault protections. The controller also provides over-temperature protection. The following discussion is based on VR1 and also applies to VR2.

The controller determines overcurrent protection (OCP) by comparing the average value of the droop current  $I_{droop}$  with an internal current source threshold as Table 2 shows. It declares OCP when  $I_{droop}$  is above the threshold for 120µs.

For overcurrent conditions above 1.5x the OCP level, the PWM outputs will immediately shut off and PGOOD will go low to maximize protection. This protection is also referred to as way-overcurrent protection or fast-overcurrent protection, for short-circuit protection.

The controller monitors the ISEN pin voltages to determine current-balance protection. If the difference of one ISEN pin voltage and the average ISENs pin voltage is greater than 9mV for at least 3.2ms, the controller will declare a fault and latch off.

The controller takes the same actions for all of the above fault protections: de-assertion of both PGOODs and turn-off of all the high-side and low-side power MOSFETs. Any residual inductor current will decay through the MOSFET body diodes.

The controller will declare an overvoltage fault and de-assert PGOOD if the output voltage exceeds the VID set value by +200mV. The controller will immediately declare an OV fault, de-assert PGOOD, and turn on the low-side power MOSFETs. The low-side power MOSFETs remain on until the output voltage is pulled down below the VID set value when all power MOSFETs are turned off. If the output voltage rises above the VID set value +200mV again, the protection process is repeated. This behavior provides the maximum amount of protection against shorted high-side power MOSFETs while preventing output ringing below ground.

The overvoltage fault threshold is 1.7V when output voltage ramps up from 0V. And the overvoltage fault threshold is restored to VID set value + 200mV after the output voltage settles.

All the above fault conditions can be reset by bringing VR\_ON low or by bringing VDD below the POR threshold. When VR\_ON and VDD return to their high operating levels, a soft-start will occur.

Table 5 summarizes the fault protections.

**TABLE 5. FAULT PROTECTION SUMMARY** 

FAULT TYPE	FAULT DURATION BEFORE PROTECTION	PROTECTION ACTION	FAULT RESET
Overcurrent	120µs	PWM tri-state,	VR_ON
Phase Current Unbalance	3.2ms	PGOOD latched low	toggle or V <sub>DD</sub> toggle
Way-Overcurrent (1.5xOC)	Immediately		
Overvoltage +200mV		PGOOD latched	
1.7V overvoltage during output voltage ramp up from 0V		low. Actively pulls the output voltage to below VID value, then tri-state.	

#### **Supported Data and Configuration Registers**

The controller supports the following data and configuration registers.

TABLE 6. SUPPORTED DATA AND CONFIGURATION REGISTERS

INDEX	REGISTER NAME	DESCRIPTION	DEFAULT VALUE
00h	Vendor ID	Uniquely identifies the VR vendor. Assigned by Intel.	12h
01h	Product ID	Uniquely identifies the VR product. Intersil assigns this number.	24h
02h	Product Revision	Uniquely identifies the revision of the VR control IC. Intersil assigns this data.	
05h	Protocol ID	Identifies what revision of SVID protocol the controller supports.	01h
06h	Capability	Identifies the SVID VR capabilities and which of the optional telemetry registers are supported.	81h
10h	Status_1	Data register read after ALERT# signal. Indicating if a VR rail has settled, has reached VRHOT condition or has reached ICC max.	OOh
<b>11</b> h	Status_2	Data register showing status_2 communication.	00h
12h	Temperature Zone	Data register showing temperature zones that have been entered.	00h
1Ch	Status_2_ LastRead	This register contains a copy of the Status_2 data that was last read with the GetReg (Status_2) command.	00h

TABLE 6. SUPPORTED DATA AND CONFIGURATION REGISTERS (Continued)

INDEX	REGISTER NAME	DESCRIPTION	DEFAULT VALUE
21h	ICC max	Data register containing the ICC max the platform supports, set at start-up by resistors Rprog1 and Rprog2. The platform design engineer programs this value during the design process. Binary format in amps, i.e., 100A = 64h	Refer to Table 7
22h	Temp max	Not supported	
24h	SR-fast	Slew Rate Normal. The fastest slew rate the platform VR can sustain. Binary format in mV/ $\mu$ s. i.e., 0Ah = 10mV/ $\mu$ s.	OAh
25h	SR-slow	Is 4x slower than normal. Binary format in mV/ $\mu$ s. i.e., 02h = 2.5mV/ $\mu$ s	02h
26h	V <sub>ВООТ</sub>	If programmed by the platform, the VR supports $V_{BOOT}$ voltage during start-up ramp. The VR will ramp to $V_{BOOT}$ and hold at $V_{BOOT}$ until it receives a new SetVID command to move to a different voltage.	OOh
30h	Vout max	This register is programmed by the master and sets the maximum VID the VR will support. If a higher VID code is received, the VR will respond with "not supported" acknowledge.	FBh
31h	VID Setting	Data register containing currently programmed VID voltage. VID data format.	00h
32h	Power State	Register containing the current programmed power state.	00h
33h	Voltage Offset	Sets offset in VID steps added to the VID setting for voltage margining. Bit 7 is a sign bit, 0 = positive margin, 1 = negative margin. Remaining 7 bits are # VID steps for the margin. 00h = no margin, 01h = +1 VID step 02h = +2 VID steps	00h
34h	Multi VR Config	Data register that configures multiple VRs behavior on the same SVID bus.	VR1: 00h VR2: 01h



### **Key Component Selection**

#### **Inductor DCR Current-Sensing Network**




FIGURE 17. DCR CURRENT-SENSING NETWORK

Figure 17 shows the inductor DCR current-sensing network for a 3-phase solution. An inductor current flows through the DCR and creates a voltage drop. Each inductor has two resistors in  $R_{sum}$  and  $R_{o}$  connected to the pads to accurately sense the inductor current by sensing the DCR voltage drop. The  $R_{sum}$  and  $R_{o}$  resistors are connected in a summing network as shown, and feed the total current information to the NTC network (consisting of  $R_{ntcs}, R_{ntc}$  and  $R_{p})$  and capacitor  $C_{n}. R_{ntc}$  is a negative temperature coefficient (NTC) thermistor, used to temperature-compensate the inductor DCR change.

The inductor output side pads are electrically shorted in the schematic, but have some parasitic impedance in actual board layout, which is why one cannot simply short them together for the current-sensing summing network. It is recommended to use  $1\Omega{\sim}10\Omega\,R_0$  to create quality signals. Since  $R_0$  value is much smaller than the rest of the current sensing circuit, the following analysis will ignore it for simplicity.

The summed inductor current information is presented to the capacitor  $C_n$ . Equations 18 thru 22 describe the frequency-domain relationship between inductor total current  $I_0(s)$  and  $C_n$  voltage  $V_{Cn}(s)$ :

$$V_{Cn}(s) = \left(\frac{R_{ntcnet}}{R_{ntcnet} + \frac{R_{sum}}{N}} \times \frac{DCR}{N}\right) \times I_{o}(s) \times A_{cs}(s)$$
 (EQ. 18)

$$R_{ntcnet} = \frac{(R_{ntcs} + R_{ntc}) \times R_p}{R_{ntcs} + R_{ntc} + R_p}$$
 (EQ. 19)

$$A_{CS}(s) = \frac{1 + \frac{s}{\omega_L}}{1 + \frac{s}{\omega_{sns}}}$$
 (EQ. 20)

$$\omega_{L} = \frac{DCR}{I}$$
 (EQ. 21)

$$\omega_{\text{sns}} = \frac{1}{\frac{R_{\text{ntcnet}} \times \frac{R_{\text{sum}}}{N}}{R_{\text{ntcnet}} + \frac{R_{\text{sum}}}{N}} \times C_{n}}$$
(EQ. 22)

where N is the number of phases.

Transfer function  $A_{CS}(s)$  always has unity gain at DC. The inductor DCR value increases as the winding temperature increases, giving higher reading of the inductor DC current. The NTC  $R_{ntc}$  values decrease as its temperature decreases. Proper selections of  $R_{sum}$ ,  $R_{ntcs}$ ,  $R_p$  and  $R_{ntc}$  parameters ensure that  $V_{Cn}$  represent the inductor total DC current over the temperature range of interest.

There are many sets of parameters that can properly temperature-compensate the DCR change. Since the NTC network and the  $R_{sum}$  resistors form a voltage divider,  $V_{cn}$  is always a fraction of the inductor DCR voltage. It is recommended to have a higher ratio of  $V_{cn}$  to the inductor DCR voltage, so the droop circuit has a higher signal level to work with.

A typical set of parameters that provide good temperature compensation are:  $R_{sum}=3.65 k\Omega,\,R_p=11 k\Omega,\,R_{ntcs}=2.61 k\Omega$  and  $R_{ntc}=10 k\Omega$  (ERT-J1VR103J). The NTC network parameters may need to be fine tuned on actual boards. One can apply full load DC current and record the output voltage reading immediately; then record the output voltage reading again when the board has reached the thermal steady state. A good NTC network can limit the output voltage drift to within 2mV. It is recommended to follow the Intersil evaluation board layout and current-sensing network parameters to minimize engineering time.

 $V_{Cn}(s)$  also needs to represent real-time  $I_{o}(s)$  for the controller to achieve good transient response. Transfer function  $A_{cs}(s)$  has a pole  $w_{sns}$  and a zero  $w_L$ . One needs to match  $w_L$  and  $w_{sns}$  so  $A_{cs}(s)$  is unity gain at all frequencies. By forcing  $w_L$  equal to  $w_{sns}$  and solving for the solution, Equation 23 gives the Cn value.

$$C_{n} = \frac{L}{\frac{R_{ntcnet} \times \frac{R_{sum}}{N}}{R_{ntcnet} + \frac{R_{sum}}{N}} \times DCR}$$
(EQ. 23)

For example, given N = 3, R<sub>sum</sub> = 3.65k $\Omega$ , R<sub>p</sub> = 11k $\Omega$ , R<sub>ntcs</sub> = 2.61k $\Omega$ , R<sub>ntc</sub> = 10k $\Omega$ , DCR = 0.9m $\Omega$  and L = 0.36 $\mu$ H, Equation 23 gives C<sub>n</sub> = 0.397 $\mu$ F.

Assuming the compensator design is correct, Figure 18 shows the expected load transient response waveforms if  $C_n$  is correctly selected. When the load current  $I_{core}$  has a square change, the output voltage  $V_{core}$  also has a square response.

If  $C_n$  value is too large or too small,  $V_{Cn}(s)$  will not accurately represent real-time  $I_o(s)$  and will worsen the transient response. Figure 19 shows the load transient response when  $C_n$  is too small.  $V_{core}$  will sag excessively upon load insertion and may create a system failure. Figure 20 shows the transient response when  $C_n$  is too large.  $V_{core}$  is sluggish in drooping to its final value. There will be excessive overshoot if load insertion occurs during this time, which may potentially hurt the CPU reliability.




FIGURE 18. DESIRED LOAD TRANSIENT RESPONSE WAVEFORMS




FIGURE 19. LOAD TRANSIENT RESPONSE WHEN  $\mathbf{C}_{\mathbf{n}}$  IS TOO SMALL




FIGURE 20. LOAD TRANSIENT RESPONSE WHEN C<sub>n</sub> IS TOO LARGE




FIGURE 21. OUTPUT VOLTAGE RING BACK PROBLEM




FIGURE 22. OPTIONAL CIRCUITS FOR RING BACK REDUCTION

Figure 21 shows the output voltage ring back problem during load transient response. The load current  $i_{\text{O}}$  has a fast step change, but the inductor current  $i_{\text{L}}$  cannot accurately follow. Instead,  $i_{\text{L}}$  responds in first order system fashion due to the nature of current loop. The ESR and ESL effect of the output capacitors makes the output voltage  $V_{\text{O}}$  dip quickly upon load current change. However, the controller regulates  $V_{\text{O}}$  according to the droop current  $i_{\text{droop}}$ , which is a real-time representation of  $i_{\text{L}}$ ; therefore it pulls  $V_{\text{O}}$  back to the level dictated by  $i_{\text{L}}$ , causing the ring back problem. This phenomenon is not observed when the output capacitor have very low ESR and ESL, such as all ceramic capacitors.

Figure 22 shows two optional circuits for reduction of the ring back.

C<sub>n</sub> is the capacitor used to match the inductor time constant. It usually takes the parallel of two (or more) capacitors to get the desired value. Figure 22 shows that two capacitors C<sub>n.1</sub> and C<sub>n.2</sub> are in parallel. Resistor R<sub>n</sub> is an optional component to reduce the  $V_0$  ring back. At steady state,  $C_{n,1} + C_{n,2}$  provides the desired C<sub>n</sub> capacitance. At the beginning of i<sub>o</sub> change, the effective capacitance is less because  $\mathbf{R}_{\mathbf{n}}$  increases the impedance of the  $\mathbf{C}_{n.1}$  branch. As Figure 19 explains,  $\mathbf{V}_{o}$  tends to dip when  $\mathbf{C}_{n}$  is too small, and this effect will reduce the Vo ring back. This effect is more pronounced when  $C_{n,1}$  is much larger than  $C_{n,2}$ . It is also more pronounced when R<sub>n</sub> is bigger. However, the presence of  $\boldsymbol{R}_n$  increases the ripple of the  $\boldsymbol{V}_n$  signal if  $\boldsymbol{C}_{n,2}$  is too small. It is recommended to keep  $C_{n,2}$  greater than 2200pF.  $R_n$  value usually is a few ohms.  $\mathbf{C}_{n.1},\,\mathbf{C}_{n.2}$  and  $\mathbf{R}_n$  values should be determined through tuning the load transient response waveforms on an actual board.

 $R_{ip}$  and  $C_{ip}$  form an R-C branch in parallel with  $R_i$ , providing a lower impedance path than  $R_i$  at the beginning of  $i_o$  change.  $R_{ip}$  and  $C_{ip}$  do not have any effect at steady state. Through proper selection of  $R_{ip}$  and  $C_{ip}$  values,  $i_{droop}$  can resemble  $i_o$  rather than  $i_L$ , and  $V_o$  will not ring back. The recommended value for  $R_{ip}$  is  $100\Omega.$   $C_{ip}$  should be determined through tuning the load transient response waveforms on an actual board. The recommended range for  $C_{ip}$  is  $100pF{\sim}2000pF$ . However, it should be noted that the  $R_{ip}$ - $C_{ip}$  branch may distort the  $i_{droop}$  waveform. Instead of being triangular as the real inductor

current, idroop may have sharp spikes, which may adversely affect idroop average value detection and therefore may affect OCP accuracy. User discretion is advised.

#### **Resistor Current-Sensing Network**




FIGURE 23. RESISTOR CURRENT-SENSING NETWORK

Figure 23 shows the resistor current-sensing network for a 2-phase solution. Each inductor has a series current-sensing resistor  $\mathbf{R}_{sen}.~\mathbf{R}_{sum}$  and  $\mathbf{R}_{o}$  are connected to the  $\mathbf{R}_{sen}$  pads to accurately capture the inductor current information. The R<sub>sum</sub> and Ro resistors are connected to capacitor Cn. R<sub>sum</sub> and Cn form a filter for noise attenuation. Equations 24 thru 26 give V<sub>Cn</sub>(s) expression:

$$V_{Cn}(s) = \frac{R_{sen}}{N} \times I_{o}(s) \times A_{Rsen}(s)$$
 (EQ. 24)

$$A_{Rsen}(s) = \frac{1}{1 + \frac{s}{\omega_{Rsen}}}$$
 (EQ. 25)

$$A_{Rsen}(s) = \frac{1}{1 + \frac{s}{\omega_{Rsen}}}$$

$$\omega_{Rsen} = \frac{1}{\frac{R_{sum}}{N} \times C_n}$$
(EQ. 25)

Transfer function A<sub>Rsen</sub>(s) always has unity gain at DC. Current-sensing resistor R<sub>sen</sub> value will not have significant variation over-temperature, so there is no need for the NTC network.

The recommended values are  $R_{sum} = 1k\Omega$  and  $C_n = 5600pF$ .

#### **Overcurrent Protection**

Refer to Equation 1 on page 16 and Figures 17, 21 and 23; resistor R<sub>i</sub> sets the droop current I<sub>droop</sub>. Tables 2 and 3 show the internal OCP threshold. It is recommended to design I<sub>droop</sub> without using the R<sub>COMP</sub> resistor.

For example, the OCP threshold is 60µA for 3-phase solution. We will design I<sub>droop</sub> to be 50µA at full load, so the OCP trip level is 1.2x of the full load current.

For inductor DCR sensing, Equation 27 gives the DC relationship of  $V_{cn}(s)$  and  $I_0(s)$ .

$$V_{Cn} = \left(\frac{R_{ntcnet}}{R_{ntcnet} + \frac{R_{sum}}{N}} \times \frac{DCR}{N}\right) \times I_{o}$$
 (EQ. 27)

Substitution of Equation 27 into Equation 1 gives Equation 28:

$$I_{droop} = \frac{1}{R_i} \times \frac{R_{ntcnet}}{R_{ntcnet} + \frac{R_{sum}}{N}} \times \frac{DCR}{N} \times I_o$$
 (EQ. 28)

Therefore:

$$R_{i} = \frac{R_{ntcnet} \times DCR \times I_{o}}{N \times \left(R_{ntcnet} + \frac{R_{sum}}{N}\right) \times I_{droop}}$$
(EQ. 29)

Substitution of Equation 19 and application of the OCP condition in Equation 29 gives Equation 30:

$$R_{i} = \frac{\frac{(R_{ntcs} + R_{ntc}) \times R_{p}}{R_{ntcs} + R_{ntc} + R_{p}} \times DCR \times I_{omax}}{N \times \left(\frac{(R_{ntcs} + R_{ntc}) \times R_{p}}{R_{ntcs} + R_{ntc} + R_{p}} + \frac{R_{sum}}{N}\right) \times I_{droopmax}}$$
(EQ. 30)

where  $I_{omax}$  is the full load current,  $I_{droopmax}$  is the corresponding droop current. For example, given N = 3,  $\mathsf{R}_{sum} = 3.65 \mathsf{k}\Omega, \, \mathsf{R}_{p} = 11 \mathsf{k}\Omega, \, \mathsf{R}_{ntcs} = 2.61 \mathsf{k}\Omega, \, \mathsf{R}_{ntc} = 10 \mathsf{k}\Omega,$ DCR =  $0.9m\Omega$ ,  $I_{omax}$  = 94A and  $I_{droopmax}$  =  $50\mu$ A, Equation 30 gives  $R_i = 467\Omega$ .

For resistor sensing, Equation 31 gives the DC relationship of  $V_{cn}(s)$  and  $I_{o}(s)$ .

$$V_{Cn} = \frac{R_{sen}}{N} \times I_{o}$$
 (EQ. 31)

Substitution of Equation 31 into Equation 1 gives Equation 32:

$$I_{droop} = \frac{1}{R_i} \times \frac{R_{sen}}{N} \times I_o$$
 (EQ. 32)

$$R_{i} = \frac{R_{sen} \times I_{o}}{N \times I_{droop}}$$
 (EQ. 33)

Substitution of Equation 33 and application of the OCP condition in Equation 29 gives Equation 34:

$$R_{i} = \frac{R_{sen} \times I_{omax}}{N \times I_{droopmax}}$$
 (EQ. 34)

where  $I_{omax}$  is the full load current,  $I_{droopmax}$  is the corresponding droop current. For example, given N = 3,  $R_{sen} = 1m\Omega$ ,  $I_{omax} = 94A$  and  $I_{droopmax} = 50\mu A$ , Equation 34 gives  $R_i = 627\Omega$ .

#### **Load Line Slope**

Refer to Figure 10.

For inductor DCR sensing, substitution of Equation 28 into Equation 2 gives the load line slope expression:

$$LL = \frac{V_{droop}}{I_0} = \frac{R_{droop}}{R_i} \times \frac{R_{ntcnet}}{R_{ntcnet} + \frac{R_{sum}}{N}} \times \frac{DCR}{N}$$
 (EQ. 35)



For resistor sensing, substitution of Equation 32 into Equation 2 gives the load line slope expression:

$$LL = \frac{V_{droop}}{I_o} = \frac{R_{sen} \times R_{droop}}{N \times R_i}$$
 (EQ. 36)

Substitution of Equation 29 and rewriting Equation 35, or substitution of Equation 33 and rewriting Equation 36 give the same result in Equation 37:

$$R_{droop} = \frac{I_o}{I_{droop}} \times LL$$
 (EQ. 37)

One can use the full load condition to calculate  $R_{droop}$ . For example, given  $I_{omax}$  = 94A,  $I_{droopmax}$  = 50 $\mu$ A and LL = 1.9 $m\Omega$ , Equation 37 gives  $R_{droop}$  = 3.57 $k\Omega$ .

It is recommended to start with the  $R_{droop}$  value calculated by Equation 37, and fine tune it on the actual board to get accurate load line slope. One should record the output voltage readings at no load and at full load for load line slope calculation. Reading the output voltage at lighter load instead of full load will increase the measurement error.

#### **Compensator**

Figure 18 shows the desired load transient response waveforms. Figure 24 shows the equivalent circuit of a voltage regulator (VR) with the droop function. A VR is equivalent to a voltage source (= VID) and output impedance  $Z_{out}(s)$ . If  $Z_{out}(s)$  is equal to the load line slope LL, i.e., constant output impedance, in the entire frequency range,  $V_{o}$  will have square response when  $I_{o}$  has a square change.




FIGURE 24. VOLTAGE REGULATOR EQUIVALENT CIRCUIT

Intersil provides a Microsoft Excel-based spreadsheet to help design the compensator and the current sensing network, so the VR achieves constant output impedance as a stable system. Please go to <a href="http://www.intersil.com/en/support.html">http://www.intersil.com/en/support.html</a> to request spreadsheet.

A VR with active droop function is a dual-loop system consisting of a voltage loop and a droop loop which is a current loop. However, neither loop alone is sufficient to describe the entire system. The spreadsheet shows two loop gain transfer functions, T1(s) and T2(s), that describe the entire system. Figure 25 conceptually shows T1(s) measurement set-up and Figure 26 conceptually shows T2(s) measurement set-up. The VR senses the inductor current, multiplies it by a gain of the load line slope, then adds it on top of the sensed output voltage and feeds it to the compensator. T(1) is measured after the summing node, and T2(s) is measured in the voltage loop before the summing node. The spreadsheet gives both T1(s) and T2(s) plots. However, only T2(s) can be actually measured on an ISL95839 regulator.

T1(s) is the total loop gain of the voltage loop and the droop loop. It always has a higher crossover frequency than T2(s) and has more meaning of system stability.

T2(s) is the voltage loop gain with closed droop loop. It has more meaning of output voltage response.

Design the compensator to get stable T1(s) and T2(s) with sufficient phase margin, and output impedance equal or smaller than the load line slope.




FIGURE 25. LOOP GAIN T1(s) MEASUREMENT SET-UP




FIGURE 26. LOOP GAIN T2(s) MEASUREMENT SET-UP

#### Compensation & Current Sensing Network Design for Intersil Multiphase R^3 Regulators. Revision 9.1

Attention: 1. "Analysis ToolPak" Add-in is required. (To turn it on in MS Excel 2003, go to Tools--Add-Ins, and check "Analysis ToolPak")




FIGURE 27. SCREENSHOT OF THE COMPENSATOR DESIGN SPREADSHEET

#### **Programming Resistors**

There are two programming resistors:  $R_{COMP}$  and  $R_{COMPG}$ . Table 7 shows how to select  $R_{COMP}$  based on  $V_{BOOT}$  and VR1  $I_{CCMAX}$  register settings. VR1 can power to 0V  $V_{BOOT}$  or an internally-set  $V_{BOOT}$  based on  $R_{COMP}$  value. When the controller works with an actual CPU, select  $R_{COMP}$  such that VR1 powers up to  $V_{BOOT} = 0V$  as required by the SVID command. In the absence of a CPU, such as testing of the VR alone, select  $R_{COMP}$  such that VR1 powers up to the internally-set  $V_{BOOT}$ , which by default is 1.1V. Determine the maximum current VR1 can support and set the VR1  $I_{CCMAX}$  register value accordingly by selecting the appropriate  $R_{COMP}$  value. The CPU will read the VR1  $I_{CCMAX}$  register value and ensure that the CPU CORE current doesn't exceed the value specified by VR1  $I_{CCMAX}$ .

Table 8 shows how to select R<sub>COMPG</sub> based on VR1 and VR2 CCM switching frequency and VR2 I<sub>CCMAX</sub> register settings. There are four switching frequencies to choose from: 300kHz, 350kHz, 400kHz, and 450kHz. There are also three VR2 I<sub>CCMAX</sub> values to choose.

TABLE 7. R<sub>COMP</sub> PROGRAMMING TABLE

R <sub>COMP</sub> (kΩ)						
MIN	TYP	MAX	V <sub>BOOT</sub> (V)	VR1 I <sub>CCMAX</sub> (A)		
2.7	2.85	3.0	0	99		
5.0	5.6	6.2	0	94		
8.4	9.4	10.4	0	80		
12.0	13.2	14.4	0	70		
15.8	17.0	18.2	0	60		
19.6	20.8	22.0	0	53		
23.4	24.6	25.8	0	48		
27.2	28.4	29.6	0	43		
31.2	33.7	36.1	0	38		
38.8	41.3	43.7	0	33		
46.4	48.9	51.3	0	24		
54.0	56.5	58.9	0	18		
62.1	64.1	66.0	1.1	18		
69.5	71.7	73.8	1.1	24		
76.9	79.3	81.7	1.1	33		
86.2	88.9	91.6	1.1	38		
97.3	100.3	103.3	1.1	43		
108.3	111.7	115.1	1.1	48		
119.5	123.2	126.8	1.1	53		
132.5	136.6	140.6	1.1	60		
147.2	151.8	156.3	1.1	70		
162.0	167.0	172.0	1.1	80		
178.7	184.2	189.7	1.1	94		
210.1	216.6	open	1.1	99		

TABLE 8. R<sub>COMPG</sub> PROGRAMMING TABLE

	R <sub>COMPG</sub> (kΩ)		SWITCHING	IING	
MIN	TYP	MAX	FREQUENCY (kHz)	VR2 I <sub>CCMAX</sub> (A)	
12.0	13.2	14.4	450	33	
15.8	17.0	18.2	450	24	
19.6	20.8	22.0	450	18	
23.4	24.6	25.8	400	18	
27.2	28.4	29.6	400	24	
31.2	33.7	36.1	400	33	
86.2	88.9	91.6	350	33	
97.3	100.3	103.3	350	24	
108.3	111.7	115.1	350	18	
119.5	123.2	126.8	300	18	
132.5	136.6	140.6	300	24	
147.2	151.8	156.3	300	33	

#### **Current Balancing**

Refer to Figures 3 and 4. The controller achieves current balancing through matching the ISEN pin voltages.  $R_{isen}$  and  $C_{isen}$  form filters to remove the switching ripple of the phase node voltages. It is recommended to use rather long  $R_{isen}C_{isen}$  time constant such that the ISEN voltages have minimal ripple and represent the DC current flowing through the inductors. Recommended values are  $R_{\text{S}}=10\text{k}\Omega$  and  $C_{\text{S}}=0.22\mu\text{F}.$ 

## **Slew Rate Compensation Circuit for VID Transition**




FIGURE 28. SLEW RATE COMPENSATION CIRCUIT FOR VID TRANSITION

During a large VID transition, the DAC steps through the VIDs at a controlled slew rate. For example, the DAC may change a tick (5mV) per 0.5 $\mu$ s, controlling output voltage V<sub>core</sub> slew rate at 10mV/ $\mu$ s.

Figure 28 shows the waveforms of VID transition. During VID transition, the output capacitor is being charged and discharged, causing  $C_{out} \times dV_{core}/dt$  current on the inductor. The controller senses the inductor current increase during the up transition, as the  $I_{droop\_vid}$  waveform shows, and will droop the output voltage  $V_{core}$  accordingly, making  $V_{core}$  slew rate slow. Similar behavior occurs during the down transition. To get the correct  $V_{core}$  slew rate during VID transition, one can add the  $R_{vid}$ - $C_{vid}$  branch, whose current  $I_{vid}$  cancels  $I_{droop\_vid}$ .

It's recommended to choose the R, C values from the reference design as a starting point, then tweak the actual values on the board to get the best performance.

During normal transient response, the FB pin voltage is held constant, therefore is virtual ground in small signal sense. The  $R_{vid}$  -  $C_{vid}$  network is between the virtual ground and the real ground, and hence has no effect on transient response.




FIGURE 29. ISL95839 1+1 REFERENCE DESIGN

## **Layout Guidelines**

ISL95839 PIN #	SYMBOL	LAYOUT GUIDELINES			
BOTTOM PAD	GND	Connect this ground pad to the ground plane through low impedance path. Recommend use of at least 5 vias to connect to ground planes in PCB internal layers.			
2	IMONG	Connect a resistor in parallel with a capacitor from IMON and IMONG pins to ground respectively. Place the resistors and			
3	IMON	capacitors as close as possible to the controller.			
4	NTCG	The NTC thermistor needs to be placed close to the thermal source that is monitored to determine AXG V <sub>core</sub> thermal throttling. Recommend placing it at the hottest spot of the AXG V <sub>core</sub> VR.			
5, 6, 7	SCLK, ALERT#, SDA	Follow Intel recommendation.			
8	VR_HOT#	No special consideration.			
9	FB2	Place the compensator components in general proximity of the controller.			
10	NTC	The NTC thermistor needs to be placed close to the thermal source that is monitored to determine CPU $V_{core}$ thermal throttling. Recommend placing it at the hottest spot of the CPU $V_{core}$ VR.			
11	ISEN3	Each ISEN pin has a capacitor (Cisen) decoupling it to VSUMN, then through another capacitor (Cvsumn) to GND. Place Cise			
12	ISEN2	capacitors as close as possible to the controller and keep the following loops small:  1. Any ISEN pin to another ISEN pin			
13	ISEN1	2. Any ISEN pin to GND			
		The red traces in the following drawing show the loops that need to minimized.			
		Phase1			
		Risen $\lessgtr$ Ro $\lessgtr$			
		ISEN3 🖒 🔭			
		Cisen			
		Phase2 L2 L2			
		Risen $\geqslant$ Ro $\geqslant$ $\frac{1}{2}$			
		ISEN2			
		Cisen			
		Phase3 L1			
		Risen Ro			
		ISEN1 Vsumn			
		Cisen Cvsumn			
		$\overline{\downarrow}$			
14	ISUMP	Place the current sensing circuit in general proximity of the controller.			
15	ISUMN	Place capacitor Cn very close to the controller.  Place the NTC thermistor next to VR1 phase-1 inductor (L1) so it senses the inductor temperature correctly.			
		Each phase of the power stage sends a pair of VSUMP and VSUMN signals to the controller. Run these two signals traces i			
		parallel fashion with decent width (>20mil).  IMPORTANT: Sense the inductor current by routing the sensing circuit to the inductor pads. Route R63 and R71 to VR1			
		phase-1 side pad of inductor L1. Route R88 to the output side pad of inductor L1. Route R65 and R72 to VR1 phase-2 side			
		pad of inductor L2. Route R90 to the output side pad of inductor L2. If possible, route the traces on a different layer from the inductor pad layer and use vias to connect the traces to the center of the pads. If no via is allowed on the pad, consider			
		routing the traces into the pads from the inside of the inductor. The following drawings show the two preferred ways of			
		routing current sensing traces.			
		INDUCTOR INDUCTOR			
		VIAS			
		CURRENT-SENSING TRACES CURRENT-SENSING TRACES			

## Layout Guidelines (Continued)

ISL95839 PIN #	SYMBOL	LAYOUT GUIDELINES	
16	RTN	Place the RTN filter in close proximity of the controller for good decoupling.	
17	FB	Place the compensator components in general proximity of the controller.	
18	COMP		
19	PGOOD	No special consideration.	
20	B00T1	Use decent wide trace (>30mil). Avoid any sensitive analog signal trace from crossing over or getting close.	
21	UGATE1	Run these two traces in parallel fashion with decent width (>30mil). Avoid any sensitive analog signal trace from crossing	
22	PHASE1	over or getting close. Recommend routing PHASE1 trace to VR1 phase-1 high-side MOSFET (Q2 and Q8) source pins instead of general copper.	
23	LGATE1	Place the RTNG filter in close proximity of the controller for good decoupling.	
24	PWM3	No special consideration.	
25	VDD	A capacitor decouples it to GND. Place it in close proximity of the controller.	
26	VCCP	A capacitor decouples it to GND. Place it in close proximity of the controller.	
27	LGATE2	Use decent width (>30mil). Avoid any sensitive analog signal trace from crossing over or getting close.	
28	PHASE2	Run these two traces in parallel fashion with decent width (>30mil). Avoid any sensitive analog signal trace from crossing	
29	UGATE2	over or getting close. Recommend routing PHASE2 trace to VR1 phase-2 high-side MOSFET (Q4 and Q10) source pin instead of general copper.	
30	B00T2	Use decent wide trace (>30mil). Avoid any sensitive analog signal trace from crossing over or getting close.	
31	BOOT1G	Use decent wide trace (>30mil). Avoid any sensitive analog signal trace from crossing over or getting close.	
32	UGATE1G	Run these two traces in parallel fashion with decent width (>30mil). Avoid any sensitive analog signal trace from crossing	
33	PHASE1G	over or getting close. Recommend routing PHASE1G trace to VR2 phase-1 high-side MOSFET source pins instead of general copper	
34	LGATE1G	Use decent width (>30mil). Avoid any sensitive analog signal trace from crossing over or getting close.	
35	VR_ON	No special consideration.	
36	PGOODG	No special consideration.	
37	COMPG	Place the compensator components in general proximity of the controller.	
38	FBG		
39	RTNG	Place the RTNG filter in close proximity of the controller for good decoupling.	
40	ISUMNG	Place the current sensing circuit in general proximity of the controller.	
1	ISUMPG	Place capacitor Cn very close to the controller.  Place the NTC thermistor next to VR2 phase-1 inductor (L1) so it senses the inductor temperature correctly.  See ISUMN and ISUMP pins for layout guidelines of current-sensing trace routing.	

## **Typical Performance**




FIGURE 30. VR1 SOFT-START,  $V_{IN} = 19V$ ,  $I_0 = 5A$ , VID = 1.1V, CH1:  $VR_0N$ , CH2:  $VR1V_0$ , CH3: PG00D




FIGURE 31. VR2 SOFT-START,  $V_{IN} = 19V$ ,  $I_0 = 5A$ , VID = 1.1V, CH1: VR\_ON, CH2: VR2 VO, CH3: PGOODG




FIGURE 32. 1 VR1 AND VR2 SOFT-START,  $V_{IN} = 7V$ ,  $I_{o\_VR1} = 30A$ , I<sub>0 VR2</sub> = 30A, VID = 1.1V, CH1: VR1 V<sub>0</sub>, CH2: VR2 V<sub>0</sub>, CH3: PGOOD, CH4: PHASE1G




FIGURE 33. 1 VR1 AND VR2 SOFT-START,  $V_{\text{IN}}$  = 20V,  $I_{\text{0\_VR1}}$  = 30A, I<sub>O VR2</sub> = 30A, VID = 1.1V, CH1: VR1 V<sub>O.</sub> CH2: VR2 V<sub>O.</sub> CH3: PGOOD, CH4: PHASE1G




FIGURE 34. VR1 SHUT DOWN,  $V_{IN} = 12V$ ,  $I_0 = 5A$ , VID = 1.1V, CH1: PGOOD, CH2: VR1 VO, CH3: VR\_ON, CH4: COMP




FIGURE 35. VR2 SHUT DOWN,  $V_{IN} = 12V$ ,  $I_0 = 5A$ , VID = 1.1V, CH1: PGOODG, CH2: VR2 VO, CH3: VR\_ON, CH4: COMPG

## Typical Performance (Continued)




FIGURE 36. VR1 PRE-CHARGED START UP,  $V_{IN}$  = 19V, VID = 1.1V,  $V_{\_}$ PRE-CHARGE VOLTAGE = 0.5V, CH1: PHASE1, CH2: VR1  $V_{O}$ , CH3: VR\_ON, CH4: PGOOD




FIGURE 37. VR2 PRE-CHARGED START UP,  $V_{IN}$  = 19V, VID = 1.1V,  $V_{\_}$  PRE-CHARGE VOLTAGE = 1.3V, CH1: PHASE1G, CH2: VR2  $V_{O}$ , CH3: VR\_ON, CH4: PGOODG




FIGURE 38. VR1 STEADY STATE,  $V_{\rm IN}$  = 19V,  $I_{\rm O}$  = 94A, VID = 0.9V CH1: PHASE1, CH2: VR1  $V_{\rm O}$ , CH3: PHASE2, CH4: PHASE3




FIGURE 39. VR1 LOAD RELEASE RESPONSE,  $V_{IN}$  = 12V, VID = 0.9V,  $I_0$  = 28A/94A, SLEW TIME= 150ns, LL = 1.9m $\Omega$ , CH1: PHASE1, CH2: VR1  $V_0$ , CH3: PHASE2, CH4: PHASE3




FIGURE 40. VR1 LOAD INSERTION RESPONSE,  $V_{IN}$  = 12V,  $V_{ID}$  = 0.9V,  $V_{IO}$  = 28A/94A, SLEW TIME= 150ns, LL = 1.9m $\Omega$ , CH1: PHASE1, CH2: VR1  $V_{O}$ , CH3: PHASE2, CH4: PHASE

## **Typical Performance** (Continued)




FIGURE 41. VR1 PS2 LOAD TRANSIENT RESPONSE, V<sub>IN</sub> = 19V, VID = 0.6V, I $_0$  = 1A/5A, SLEW TIME= 150ns, LL =  $1.9m\Omega$ , CH1: PHASE1, CH2: VR1 V $_0$ 




FIGURE 42. VR2 PS2 LOAD TRANSIENT RESPONSE,  $v_{IN}$  = 19V, VID = 0.6V,  $v_{IO}$  = 1A/5A, SLEW TIME= 150ns, LL = 3.9m $v_{IO}$ , CH1: PHASE1G, CH2: VR2  $v_{IO}$ 




FIGURE 43. VR1 SETVID-FAST RESPONSE,  $I_0$  = 5A, VID = 0.3V - 0.9V, CH1: PHASE1, CH2: VR1  $V_0$ , CH3: SDA, CH4: ALERT#




FIGURE 44. VR2 SETVID-FAST RESPONSE, I $_0$  = 5A, VID = 0.5V - 0.8V, CH1: PHASE1G, CH2: VR2 V $_0$ , CH3: SDA, CH4: ALERT#




FIGURE 45. VR1 SETVID-SLOW RESPONSE, I  $_0$  = 5A, VID = 0.3V - 0.9V, CH1: PHASE1, CH2: VR1 V $_0$ , CH3: SDA, CH4: ALERT#




FIGURE 46. VR2 SETVID-SLOW RESPONSE, I  $_{0}$  = 5A, VID = 0.4V - 0.9V, CH1: PHASE1G, CH2: VR2 V $_{0}$ , CH3: SDA, CH4: ALERT#

### Typical Performance (Continued)




FIGURE 47. VR1 SETVID DECAY PRE\_EMPTIVE BEHAVIOR, SETVID-FAST 0.8V AFTER SETVID DECAY 0V FROM 0.9V,  $I_0 = 4A$ , CH1: PHASE1, CH2: VR1  $V_0$ , CH3: SDA, CH4: PHASE2

### **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
May 9, 2013	FN8315.0	Initial Release.

### **About Intersil**

Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The company's products address some of the largest markets within the industrial and infrastructure, personal computing and high-end consumer markets. For more information about Intersil, visit our website at <a href="https://www.intersil.com">www.intersil.com</a>.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <a href="www.intersil.com">www.intersil.com</a>. You may report errors or suggestions for improving this datasheet by visiting <a href="www.intersil.com/en/support/ask-an-expert.html">www.intersil.com/en/support/ask-an-expert.html</a>. Reliability reports are also available from our website at <a href="http://www.intersil.com/en/support/qualandreliability.html#reliability">http://www.intersil.com/en/support/qualandreliability.html#reliability</a>.

© Copyright Intersil Americas LLC 2013. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>




## **Package Outline Drawing**

# L40.5x5 40 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 9/10







#### PACKAGE OUTLINE



TYPICAL RECOMMENDED LAND PATTERN





#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.27mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.
- 7. JEDEC reference drawing: MO-220WHHE-1

