OUT1

OUT2 [

GND

DB7

DB6

DB5

DB4

DB3

2

3

4

5

6

7

8

OUT2 OUT1

3 2 1

5

6

7

8

GND

DB7

NC

DB6

DB5

SLAS061D - SEPTEMBER 1986 - REVISED JUNE 2007

16

15

13

12

11

9

RFB REF

20 19

18

17

16

15

14

<u>B</u>

VDD

WR

NC

CS

DB0

FN PACKAGE (TOP VIEW)

9

10 11

B

NC-No internal connection

ğ

NC B2 S  $R_{FB}$ 

REF

14 **V**DD

WR

CS

DB0

10 DB1

T DB2

D, N, OR PW PACKAGE (TOP VIEW)

- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Monotonic Over the Entire A/D Conversion Range
- Segmented High-Order Bits Ensure Low-Glitch Output
- Interchangeable With Analog Devices AD7524, PMI PM-7524, and Micro Power Systems MP7524
- Fast Control Signaling for Digital Signal-Processor Applications Including Interface With TMS320
- CMOS Technology

	KEY PERFORMANCE SPE	CIFICATIONS
-		

Resolution	8 Bits
Linearity error	1/2LSB Max
Power dissipation at V <sub>DD</sub> = 5V	5mW Max
Setting time	100ns Max
Propagation delay time	80ns Max

#### description

The TLC7524C, TLC7524E, and TLC7524I are CMOS, 8-bit, digital-to-analog converters (DACs) designed for easy interface to most popular microprocessors.

The devices are 8-bit, multiplying DACs with input latches and load cycles similar to the write cycles of a random access memory. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, which produce the highest glitch impulse. The devices provide accuracy to 1/2LSB without the need for thin-film resistors or laser trimming, while dissipating less than 5mW typically.

Featuring operation from a 5V to 15V single supply, these devices interface easily to most microprocessor buses or output ports. The 2- or 4-quadrant multiplying makes these devices an ideal choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC7524C is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The TLC7524I is characterized for operation from  $-25^{\circ}$ C to  $+85^{\circ}$ C. The TLC7524E is characterized for operation from  $-40^{\circ}$ C to  $+85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998–2007, Texas Instruments Incorporated

1

SLAS061D - SEPTEMBER 1986 - REVISED JUNE 2007

#### functional block diagram



Terminal numbers shown are for the D or N package.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>DD</sub>	-0.3V to 16.5V
Digital input voltage range, VI	-0.3V to V <sub>DD</sub> + 0.3V
Reference voltage, V <sub>ref</sub>	±25V
Peak digital input current, I	
Operating free-air temperature range, T <sub>A</sub> :	TLC7524C
	TLC7524I
	TLC7524E40°C to +85°C
Storage temperature range, T <sub>stg</sub>	–65°C to +150°C
Case temperature for 10 seconds, T <sub>C</sub> : FN p	package
	case for 10 seconds: D, N, or PW package

#### package/ordering information

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



SLAS061D - SEPTEMBER 1986 - REVISED JUNE 2007

### recommended operating conditions

			V	/ <sub>DD</sub> = 5\	1	V	DD = 15\	/	UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT			
Supply voltage, VDD			4.75	5	5.25	14.5	15	15.5	V			
Reference voltage, V <sub>ref</sub>				±10			±10		V			
High-level input voltage, V <sub>IH</sub>			2.4			13.5			V			
Low-level input voltage, V <sub>IL</sub>			0.8 1.5 V									
CS setup time, t <sub>SU(CS)</sub>	su(CS) 40 40					ns						
CS hold time, th(CS)		0 0 ns										
Data bus input setup time, t <sub>SU(D)</sub>			25			25			ns			
Data bus input hold time, th(D)			10			10			ns			
Pulse duration, WR low, tw(WR)			40			40			ns			
, , , , , , , , , , , , , , , , , , ,	TLC7524C		0		+70	0		+70				
Operating free-air temperature, T <sub>A</sub>	TLC7524I		-25		+85	-25		+85	°C			
	TLC7524E		-40		+85	-40		+85				

# electrical characteristics over recommended operating free-air temperature range, $V_{ref}$ = $\pm 10V$ , OUT1 and OUT2 at GND (unless otherwise noted)

	DADAMETED		TEAT CONDITIONS	V	'DD = 5	V	٧ <sub>[</sub>	DD = 15	V	LINUT	
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Ι <sub>Η</sub>	High-level input curre	nt	$V_{I} = V_{DD}$			10			10	μΑ	
١ <sub>١L</sub>	Low-level input currer	nt	$V_{I} = 0$			-10			-10	μΑ	
	Output leakage		DB0–DB7 at 0V, $\overline{WR}$ , $\overline{CS}$ at 0V, $V_{ref} = \pm 10V$	±400			±200				
likg	current	OUT2	DB0–DB7 at V <sub>DD</sub> , $\overline{WR}$ , $\overline{CS}$ at 0V, V <sub>ref</sub> = ±10V	±400			±200			nA	
	Quiescer		DB0–DB7 at V <sub>IH</sub> min or V <sub>IL</sub> max			1			2	mA	
IDD	Supply current	Standby	DB0–DB7 at 0V or V <sub>DD</sub>			500			500	μΑ	
k <sub>SVS</sub>	Supply voltage sensit ∆gain/∆V <sub>DD</sub>	ivity,	$\Delta V_{DD} = \pm 10\%$		0.01	0.16		0.005	0.04	%FSR/%	
Ci	Input capacitance, DB0–DB7, WR, CS		V <sub>1</sub> = 0			5			5	pF	
		OUT1				30			30		
		OUT2	DB0–DB7 at 0V, WR, CS at 0V			120			120	_	
Co	Output capacitance	OUT1				120		120		pF	
		OUT2	DB0–DB7 at V <sub>DD</sub> , WR, CS at 0V			30			30		
	Reference input impe (REF to GND)	dance		5		20	5		20	kΩ	




SLAS061D - SEPTEMBER 1986 - REVISED JUNE 2007

#### operating characteristics over recommended operating free-air temperature range, $V_{ref} = \pm 10V$ , OUT1 and OUT2 at GND (unless otherwise noted)

DADAMETED		\	/ <sub>DD</sub> = 5V	1	V <sub>DD</sub> = 15V			LINUT
PARAMETER	TEST CONDITIONS	MIN TYP MAX		MIN TYP		MAX	UNIT	
Linearity error				±0.5			±0.5	LSB
Gain error	See Note 1			±2.5			±2.5	LSB
Settling time (to 1/2 LSB)	See Note 2			100			100	ns
Propagation delay from digital input to 90% of final analog output current	See Note 2			80			80	ns
Feedthrough at OUT1 or OUT2	$\frac{Vref}{WR} = \pm 10V (100 kHz sinewave)$ WR and CS at 0V, DB0–DB7 at 0V			0.5			0.5	%FSR
Temperature coefficient of gain	$T_A = +25^{\circ}C$ to MAX		±0.004			±0.001		%FSR/°C

NOTES: 1. Gain error is measured using the internal feedback resistor. Nominal full-scale range (FSR) = V<sub>ref</sub> – 1LSB.
 2. OUT1 load = 100Ω, C<sub>ext</sub> = 13pF, WR at 0V, CS at 0V, DB0 – DB7 at 0V to V<sub>DD</sub> or V<sub>DD</sub> to 0V.

#### operating sequence





SLAS061D - SEPTEMBER 1986 - REVISED JUNE 2007

### PRINCIPLES OF OPERATION

#### voltage-mode operation

It is possible to operate the current-multiplying DAC in these devices in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. Figure 1 is an example of a current-multiplying DAC, which is operated in voltage mode.




Figure 1. Voltage Mode Operation

The relationship between the fixed-input voltage and the analog-output voltage is given by the following equation:

$$V_{\rm O} = V_{\rm I} \, ({\rm D}/256)$$

where

 $\begin{array}{ll} V_{O} = analog \; output \; voltage \\ V_{I} & = fixed \; input \; voltage \\ D & = digital \; input \; code \; converted \; to \; decimal \end{array}$ 

In voltage-mode operation, these devices meet the following specification:

PARAMETER		TEST CO	MIN	MAX	UNIT		
Linearity error at REF	$V_{DD} = 5V,$	OUT1 = 2.5V,	OUT2 at GND,	$T_A = +25^{\circ}C$		1	LSB



SLAS061D - SEPTEMBER 1986 - REVISED JUNE 2007

### **PRINCIPLES OF OPERATION**

The TLC7524C, TLC7524E, and TLC7524I are 8-bit multiplying DACs consisting of an inverted R-2R ladder, analog switches, and data input latches. Binary-weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state. The high-order bits are decoded. These decoded bits, through a modification in the R-2R ladder, control three equally-weighted current sources. Most applications only require the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is seen in Figure 2. With all digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2. The current source I/256 represents the constant current flowing through the termination resistor of the R-2R ladder, while the current source  $I_{lkg}$  represents leakage currents to the substrate. The capacitances appearing at OUT1 and OUT2 are dependent upon the digital input code. With all digital inputs high, the off-state switch capacitance (30pF maximum) appears at OUT2 and the on-state switch capacitance (120pF maximum) appears at OUT1. With all digital inputs low, the situation is reversed as shown in Figure 2. Analysis of the circuit for all digital inputs high is similar to Figure 2; however, in this case,  $I_{ref}$  would be switched to OUT1.

The DAC on these devices interfaces to a microprocessor through the data bus and the  $\overline{CS}$  and  $\overline{WR}$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, analog output on these devices responds to the data activity on the DB0–DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0–DB7 inputs are latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled regardless of the state of the  $\overline{WR}$  signal.

These devices are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figure 3 and Figure 4. Table 1 and Table 2 summarize input coding for unipolar and bipolar operation respectively.





Figure 2. TLC7524 Equivalent Circuit With All Digital Inputs Low




SLAS061D - SEPTEMBER 1986 - REVISED JUNE 2007

### PRINCIPLES OF OPERATION



NOTES: A. R<sub>A</sub> and R<sub>B</sub> used only if gain adjustment is required.
B. C phase compensation (10-15 pF) is required when using high-speed amplifiers to prevent ringing or oscillation.





NOTES: A. RA and RB used only if gain adjustment is required.

B. C phase compensation (10-15 pF) is required when using high-speed amplifiers to prevent ringing or oscillation.

Figure 4. Bipolar Operation (4-Quadrant Operation)

DIGITAL (see N		ANALOG OUTPUT
MSB	LSB	
1111	1111	-V <sub>ref</sub> (255/256)
1000	0001	–V <sub>ref</sub> (129/256)
1000	0000	$-V_{ref}$ (128/256) = $-V_{ref}/2$
0111	1111	–V <sub>ref</sub> (127/256)
0000	0001	–V <sub>ref</sub> (1/256)
0000	0000	0

#### Table 1. Unipolar Binary Code

NOTE 3: LSB = 1/256 (V<sub>ref</sub>)

#### Table 2. Bipolar (Offset Binary) Code

DIGITAI (see N	- INPUT lote 4)	ANALOG OUTPUT
MSB	LSB	
1111	1111	V <sub>ref</sub> (127/128)
1000	0001	V <sub>ref</sub> (1/128)
1000	0000	0
0111	1111	-V <sub>ref</sub> (1/128)
0000	0001	-V <sub>ref</sub> (127/128)
0000	0000	-V <sub>ref</sub>

NOTE 4: LSB = 1/128 (V<sub>ref</sub>)



SLAS061D - SEPTEMBER 1986 - REVISED JUNE 2007

### PRINCIPLES OF OPERATION

#### microprocessor interfaces




Figure 5. TLC7524: Z-80A Interface




Figure 6. TLC7524: 6800 Interface



SLAS061D - SEPTEMBER 1986 - REVISED JUNE 2007

### **PRINCIPLES OF OPERATION**






Figure 7. TLC7524: 8051 Interface



### **Revision History**

DATE	REV	PAGE	SECTION	DESCRIPTION					
6/07	D	Front Page	—	Deleted Available Options table.					
0/07	D	2	—	Inserted Package/Ordering information.					

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



14-Sep-2018

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC7524CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC7524C	Samples
TLC7524CDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC7524C	Samples
TLC7524CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC7524C	Samples
TLC7524CFNR	ACTIVE	PLCC	FN	20	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	TLC7524C	Samples
TLC7524CN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC7524CN	Samples
TLC7524CNE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC7524CN	Samples
TLC7524CNS	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC7524	Samples
TLC7524CNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC7524	Samples
TLC7524CPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P7524	Samples
TLC7524CPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P7524	Samples
TLC7524ED	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC7524E	Samples
TLC7524EDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC7524E	Samples
TLC7524EDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC7524E	Samples
TLC7524EN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC7524EN	Samples
TLC7524ENE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC7524EN	Samples
TLC7524ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	TLC7524I	Samples
TLC7524IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	TLC7524I	Samples



14-Sep-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC7524IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	TLC7524I	Samples
TLC7524IFN	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-25 to 85	TLC7524I	Samples
TLC7524IN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-25 to 85	TLC7524IN	Samples
TLC7524IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	Y7524	Samples
TLC7524IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	Y7524	Samples
TLC7524IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	Y7524	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

14-Sep-2018

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC7524CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLC7524CNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TLC7524CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC7524EDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLC7524IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLC7524IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC7524CDR	SOIC	D	16	2500	367.0	367.0	38.0
TLC7524CNSR	SO	NS	16	2000	367.0	367.0	38.0
TLC7524CPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TLC7524EDR	SOIC	D	16	2500	367.0	367.0	38.0
TLC7524IDR	SOIC	D	16	2500	367.0	367.0	38.0
TLC7524IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

## FN 20

# **GENERIC PACKAGE VIEW**

# PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **FN0020A**



# **PACKAGE OUTLINE**

### PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



<sup>1.</sup> All linear dimensions are in inches. Any dimensions in brackets are in millimeters. Any dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.




Dimension does not include mold protrusion. Maximum allowable mold protrusion .01 in [0.25 mm] per side.
 Reference JEDEC registration MS-018.

# FN0020A

# **EXAMPLE BOARD LAYOUT**

### PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# FN0020A

# **EXAMPLE STENCIL DESIGN**

### PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated