## EL5027

FN7426
Rev 1.00
May 4, 2007

The EL5027 is a dual, low power, high voltage rail-to-rail input-output buffer. Operating on supplies ranging from 5 V to 15 V , while consuming only $110 \mu \mathrm{~A}$ per channel, the EL5027 has a bandwidth of $2.5 \mathrm{MHz}(-3 \mathrm{~dB})$. The EL5027 also provides rail-to-rail input and output ability, giving the maximum dynamic range at any supply voltage.

The EL5027 also features fast slewing and settling times, as well as a high output drive capability of 30 mA (sink and source). These features make the EL5027 ideal for use as voltage reference buffers in Thin Film Transistor Liquid Crystal Displays (TFT-LCD). Other applications include battery power, portable devices, and anywhere low power consumption is important.

The EL5027 is available in space-saving 6 Ld TSOT package and operates over a temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Ordering Information

| PART NUMBER <br> (Note) | PART <br> MARKING | PACKAGE <br> (Pb-free) |  <br> REEL | PKG. <br> DWG. \# |
| :--- | :--- | :---: | :---: | :---: |
| EL5027IWTZ-T7 | BVAA | 6 Ld TSOT-23 | 7 7" (3k pcs) | MDP0049 |
| EL5027IWTZ-T7A | BVAA | 6 Ld TSOT-23 | 7 7" (250 pcs) | MDP0049 |

NOTE: Intersil Pb-free products employ special Pb -free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb free requirements of IPC/JEDEC J STD-020C.

## Features

- $2.5 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth
- Unity gain buffer
- Supply voltage $=4.5 \mathrm{~V}$ to 16.5 V
- Low supply current (per buffer) $=110 \mu \mathrm{~A}$
- High slew rate $=1.2 \mathrm{~V} / \mu \mathrm{s}$
- Rail-to-rail operation
- Pb-free plus anneal available (RoHS compliant)


## Applications

- TFT-LCD drive circuits
- Electronics notebooks
- Electronics games
- Personal communication devices
- Personal Digital Assistants (PDA)
- Portable instrumentation
- Wireless LANs
- Office automation
- Active filters
- ADC/DAC buffer


## Pinout

EL5027
(6 LD TSOT) TOP VIEW


| Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| Supply Voltage between $\mathrm{V}_{\mathrm{S}^{+}}$and $\mathrm{V}_{\mathrm{S}^{-}}$ | . +18 V |
| Input Voltage | $\mathrm{V}_{\mathrm{S}^{-}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{+}}+0.5 \mathrm{~V}$ |
| Maximum Continuous Output Current | 30 mA |
| Maximum Die Temperature | $+125^{\circ} \mathrm{C}$ |

## Thermal Information

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Operating Temperature . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ to $0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 1 | 15 | mV |
| TCV ${ }_{\text {OS }}$ | Average Offset Voltage Drift | (Note 1) |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 2 | 50 | nA |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Impedance |  |  | 1 |  | G $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.35 |  | pF |
| $A_{V}$ | Voltage Gain | $-4.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 4.5 \mathrm{~V}$ | 0.995 |  | 1.005 | V/V |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low | $\mathrm{I}_{\mathrm{L}}=-5 \mathrm{~mA}$ |  | -4.92 | -4.85 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High | $\mathrm{L}_{\mathrm{L}}=5 \mathrm{~mA}$ | 4.85 | 4.92 |  | V |
| Isc | Short-circuit Current | Short to GND |  | $\pm 120$ |  | mA |
| POWER SUPPLY PERFORMANCE |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}$ is moved from $\pm 2.25 \mathrm{~V}$ to $\pm 7.75 \mathrm{~V}$ | 55 | 80 |  | dB |
| Is | Supply Current (Per Buffer) | No load |  | 110 | 160 | $\mu \mathrm{A}$ |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| SR | Slew Rate (Note 2) | $-4.0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 4.0 \mathrm{~V}, 20 \%$ to $80 \%$ | 0.7 | 1.2 |  | $\mathrm{V} / \mathrm{ms}$ |
| ts | Settling to $+0.1 \%$ | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ step |  | 900 |  | ns |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 2.5 |  | MHz |
| CS | Channel Separation | $\mathrm{f}=5 \mathrm{MHz}$ |  | 75 |  | dB |

NOTES:

1. Measured over the operating temperature range
2. Slew rate is measured on rising and falling edges

Electrical Specifications $\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ to $2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ |  | 1 | 15 | mV |
| TCV ${ }_{\text {OS }}$ | Average Offset Voltage Drift | (Note 1) |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ |  | 2 | 50 | nA |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Impedance |  |  | 1 |  | G $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.35 |  | pF |
| $A_{V}$ | Voltage Gain | $0.5 \leq \mathrm{V}_{\text {OUT }} \leq 4.5 \mathrm{~V}$ | 0.995 |  | 1.005 | V/V |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low | $\mathrm{L}_{\mathrm{L}}=-5 \mathrm{~mA}$ |  | 80 | 150 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High | $\mathrm{L}_{\mathrm{L}}=5 \mathrm{~mA}$ | 4.85 | 4.92 |  | V |
| ISC | Short-circuit Current | Short to GND |  | $\pm 120$ |  | mA |
| POWER SUPPLY PERFORMANCE |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}$ is moved from 4.5V to 15.5 V | 55 | 80 |  | dB |
| Is | Supply Current (Per Buffer) | No load |  | 110 | 160 | $\mu \mathrm{A}$ |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| SR | Slew Rate (Note 2) | $1 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 4 \mathrm{~V}, 20 \%$ to $80 \%$ | 0.7 | 1.2 |  | V/ $/ \mathrm{s}$ |
| $\mathrm{ts}_{S}$ | Settling to $+0.1 \%$ | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ Step |  | 900 |  | ns |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 2.5 |  | MHz |
| CS | Channel Separation | $\mathrm{f}=5 \mathrm{MHz}$ |  | 75 |  | dB |

NOTES:

1. Measured over the operating temperature range
2. Slew rate is measured on rising and falling edges

Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ to $7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=7.5 \mathrm{~V}$ |  | 1 | 15 | mV |
| TCV ${ }_{\text {OS }}$ | Average Offset Voltage Drift | (Note 1) |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=7.5 \mathrm{~V}$ |  | 2 | 50 | nA |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Impedance |  |  | 1 |  | G $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.35 |  | pF |
| $A_{V}$ | Voltage Gain | $0.5 \leq \mathrm{V}_{\text {OUT }} \leq 14.5 \mathrm{~V}$ | 0.995 |  | 1.005 | V/V |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low | $\mathrm{L}_{\mathrm{L}}=-5 \mathrm{~mA}$ |  | 80 | 150 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High | $\mathrm{L}_{\mathrm{L}}=5 \mathrm{~mA}$ | 14.85 | 14.92 |  | V |
| ISC | Short-circuit Current | Short to GND |  | $\pm 120$ |  | mA |
| POWER SUPPLY PERFORMANCE |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}$ is moved from 4.5V to 15.5 V | 55 | 80 |  | dB |
| Is | Supply Current (Per Buffer) | No load |  | 110 | 160 | $\mu \mathrm{A}$ |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| SR | Slew Rate (Note 2) | $1 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 14 \mathrm{~V}, 20 \%$ to $80 \%$ | 0.7 | 1.2 |  | V/ $/ \mathrm{s}$ |
| $\mathrm{ts}_{S}$ | Settling to $+0.1 \%$ | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ Step |  | 900 |  | ns |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 2.5 |  | MHz |
| CS | Channel Separation | $\mathrm{f}=5 \mathrm{MHz}$ |  | 75 |  | dB |

NOTES:

1. Measured over the operating temperature range
2. Slew rate is measured on rising and falling edges

## Typical Performance Curves



FIGURE 1. FREQUENCY RESPONSE FOR VARIOUS RL


FIGURE 3. OUTPUT IMPEDANCE vs FREQUENCY


FIGURE 5. INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY


FIGURE 2. FREQUENCY RESPONSE FOR VARIOUS $C_{L}$


FIGURE 4. MAXIMUM OUTPUT SWING vs FREQUENCY


FIGURE 6. TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY

## Typical Performance Curves (Continued)



FIGURE 7. SMALL SIGNAL OVERSHOOT vs LOAD CAPACITANCE


FIGURE 9. INPUT BIAS CURRENT vs TEMPERATURE


FIGURE 11. OUTPUT LOW VOLTAGE vs TEMPERATURE


FIGURE 8. INPUT OFFSET VOLTAGE DISTRIBUTION


FIGURE 10. OUTPUT HIGH VOLTAGE vs TEMPERATURE


FIGURE 12. VOLTAGE GAIN vs TEMPERATURE

Typical Performance Curves (Continued)


FIGURE 13. SLEW RATE vs TEMPERATURE


FIGURE 15. SUPPLY CURRENT PER CHANNEL vs SUPPY VOLTAGE


FIGURE 17. SMALL SIGNAL TRANSIENT RESPONSE


FIGURE 14. SUPPLY CURRENT PER CHANNEL vs TEMPERATURE


FIGURE 16. LARGE SIGNAL TRANSIENT RESPONSE

Pin Descriptions

| 6 LD TSOT | PIN NAME | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: |
| 1 | VINA | Buffer A Input |  |
| 2 | VS- | Negative Supply Voltage |  |
| 3 | VINB | Buffer B Input | (Reference Circuit 1) |
| 4 | VOUTB | Buffer B Output | CIRCUIT 2 |
| 5 | VS+ | Positive Supply Voltage |  |
| 6 | VOUTA | Buffer A Output | (Reference Circuit 2) |

## Applications Information

## Product Description

The EL5027 unity gain buffer is fabricated using a high voltage CMOS process. It exhibits rail-to-rail input and output capability and has low power consumption $(500 \mu \mathrm{~A}$ per buffer). These features make the EL5027 ideal for a wide range of general-purpose applications. When driving a load of $10 \mathrm{k} \Omega$ and 12 pF , the EL5027 has a -3 dB bandwidth of 2.5 MHz and exhibits $2.2 \mathrm{~V} / \mu \mathrm{s}$ slew rate.

## Operating Voltage, Input, and Output

The EL5027 is specified with a single nominal supply voltage from 5 V to 15 V or a split supply with its total range from 5 V to 15 V . Correct operation is guaranteed for a supply range of 4.5 V to 16.5 V . Most EL5027 specifications are stable over both the full supply range and operating temperatures of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Parameter variations with operating voltage and/or temperature are shown in the typical performance curves.

The output swings of the EL5027 typically extend to within 80 mV of positive and negative supply rails with load currents of 5 mA . Decreasing load currents will extend the output voltage range even closer to the supply rails. Figure 1 shows the input and output waveforms for the device. Operation is from $\pm 5 \mathrm{~V}$ supply with a $10 \mathrm{k} \Omega$ load connected to GND. The input is a $10 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ sinusoid. The output voltage is approximately $9.985 \mathrm{~V}_{\text {P-P }}$.


FIGURE 18. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT

## Short-Circuit Current Limit

The EL5027 will limit the short-circuit current to $\pm 120 \mathrm{~mA}$ if the output is directly shorted to the positive or the negative supply. If an output is shorted indefinitely, the power dissipation could easily increase such that the device may be damaged. Maximum reliability is maintained if the output continuous current never exceeds $\pm 30 \mathrm{~mA}$. This limit is set by the design of the internal metal interconnects.

## Output Phase Reversal

The EL5027 is immune to phase reversal as long as the input voltage is limited from $\mathrm{V}_{\mathrm{S}^{-}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{S}^{+}}+0.5 \mathrm{~V}$. Figure 2 shows a photo of the output of the device with the input voltage driven beyond the supply rails. Although the device's
output will not change phase, the input's overvoltage should be avoided. If an input voltage exceeds supply voltage by more than 0.6 V , electrostatic protection diodes placed in the input stage of the device begin to conduct and overvoltage damage could occur.


FIGURE 19. OPERATION WITH BEYOND-THE-RAILS INPUT

## Power Dissipation

With the high-output drive capability of the EL5027 buffer, it is possible to exceed the $+125^{\circ} \mathrm{C}$ 'absolute-maximum junction temperature' under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the buffer to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$
P_{\text {DMAX }}=\frac{T_{J M A X}-T_{A M A X}}{\Theta_{J A}}
$$

where:
$\mathrm{T}_{\mathrm{JMAX}}=$ Maximum junction temperature
$\mathrm{T}_{\text {AMAX }}=$ Maximum ambient temperature
$\Theta_{\mathrm{JA}}=$ Thermal resistance of the package
$P_{\text {DMAX }}=$ Maximum power dissipation in the package
The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:
$P_{\text {DMAX }}=\Sigma i\left[V_{S} \times I_{\text {SMAX }}+\left(\mathrm{V}_{\mathrm{S}^{+}}-\mathrm{V}_{\text {OUT }}{ }^{\mathrm{i}}\right) \times \mathrm{I}_{\text {LOAD }}{ }^{\mathrm{i}}\right]$
when sourcing, and:
$P_{\text {DMAX }}=\Sigma i\left[V_{S} \times I_{\text {SMAX }}+\left(\mathrm{V}_{\text {OUT }}{ }^{\mathrm{i}}-\mathrm{V}_{\mathrm{S}^{-}}\right) \times \mathrm{I}_{\text {LOAD }}{ }^{\mathrm{i}}\right]$
when sinking.
where:

$$
\begin{aligned}
& \text { i = } 1 \text { to } 2 \text { for dual buffer } \\
& \mathrm{V}_{\mathrm{S}}=\text { Total supply voltage } \\
& \text { ISMAX } \text { = Maximum supply current per channel } \\
& \text { V }_{\text {OUTi }} \text { = Maximum output voltage of the application } \\
& \text { ILOAD }^{\mathrm{L}} \text { = Load current }
\end{aligned}
$$

If we set the two PDMAX equations equal to each other, we can solve for $R_{\text {LOAD }}$ to avoid device overheat. Figure 20 and Figure 21 provide a convenient way to see if the device will overheat. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature. By using the previous equation, it is a simple matter to see if PDMAX exceeds the device's power derating curves.

## Unused Buffers

It is recommended that any unused buffer have the input tied to the ground plane.

## Driving Capacitive Loads

The EL5027 can drive a wide range of capacitive loads. As load capacitance increases, however, the -3dB bandwidth of the device will decrease and the peaking increase. The buffers drive 10 pF loads in parallel with $10 \mathrm{k} \Omega$ with just 1.5 dB of peaking, and 100 pF with 6.4 dB of peaking. If less peaking is desired in these applications, a small series resistor (usually between $5 \Omega$ and $50 \Omega$ ) can be placed in series with the output. However, this will obviously reduce the gain slightly. Another method of reducing peaking is to add a "snubber" circuit at the output. A snubber is a shunt load consisting of a resistor in series with a capacitor. Values of $150 \Omega$ and 10 nF are typical. The advantage of a snubber is that it does not draw any DC load current or reduce the gain.

## Power Supply Bypassing and Printed Circuit Board Layout

The EL5027 can provide gain at high frequency. As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible, and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the $\mathrm{V}_{\mathrm{S}^{-}}$pin is connected to ground, a $0.1 \mu \mathrm{~F}$ ceramic capacitor should be placed from $\mathrm{V}_{S^{+}}$to pin to $\mathrm{V}_{\mathrm{S}^{-}}$pin. $\mathrm{A} 4.7 \mu \mathrm{~F}$ tantalum capacitor should then be connected in parallel, placed in the region of the buffer. One $4.7 \mu \mathrm{~F}$ capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.

TSOT Package Family


## MDP0049

TSOT PACKAGE FAMILY

| SYMBOL | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | TSOT5 | TSOT6 | TSOT8 |  |
| A | 1.00 | 1.00 | 1.00 | Max |
| A1 | 0.05 | 0.05 | 0.05 | $\pm 0.05$ |
| A2 | 0.87 | 0.87 | 0.87 | $\pm 0.03$ |
| b | 0.38 | 0.38 | 0.29 | $\pm 0.07$ |
| c | 0.127 | 0.127 | 0.127 | $+0.07 /-0.007$ |
| D | 2.90 | 2.90 | 2.90 | Basic |
| E | 2.80 | 2.80 | 2.80 | Basic |
| E1 | 1.60 | 1.60 | 1.60 | Basic |
| e | 0.95 | 0.95 | 0.65 | Basic |
| e1 | 1.90 | 1.90 | 1.95 | Basic |
| L | 0.40 | 0.40 | 0.40 | $\pm 0.10$ |
| L1 | 0.60 | 0.60 | 0.60 | Reference |
| ddd | 0.20 | 0.20 | 0.13 | - |
| N | 5 | 6 | 8 | Reference |

Rev. B 2/07
NOTES:

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.15 mm maximum per side are not included.
3. This dimension is measured at Datum Plane " H ".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Index area - Pin \#1 I.D. will be located within the indicated zone (TSOT6 AND TSOT8 only).
6. TSOT5 version has no center lead (shown as a dashed line).

## © Copyright Intersil Americas LLC 2007. All Rights Reserved. <br> All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

