### **EPC2016C – Enhancement Mode Power Transistor**

 $\overline{V}_{DS}$ ,  $100 \, \overline{V}$   $R_{DS(on)}$ ,  $16 \, m\Omega$   $I_D$ ,  $18 \, A$ 









Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings					
	PARAMETER	VALUE	UNIT		
	Drain-to-Source Voltage (Continuous)	100	V		
V <sub>DS</sub>	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	120	٧		
	Continuous ( $T_A = 25$ °C, $\theta_{JA} = 13.4$ )	18	Α		
I <sub>D</sub>	Pulsed (25°C, $T_{PULSE} = 300 \mu s$ )	75			
\/	Gate-to-Source Voltage	6	V		
V <sub>GS</sub>	Gate-to-Source Voltage	-4			
TJ	Operating Temperature	-40 to 150	°C		
T <sub>STG</sub>	Storage Temperature	-40 to 150	] -(		

Thermal Characteristics				
	PARAMETER	TYP	UNIT	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	2		
$R_{\theta JB}$	Thermal Resistance, Junction to Board	4 °C/W		
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	69		

Note 1:  $R_{\theta JA}$  is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf for details.



**EPC2016C** eGaN® FETs are supplied only in passivated die form with solder bars. Die size: 2.1 x 1.6 mm

### **Applications**

- High Speed DC-DC conversion
- · Class-D Audio
- High Frequency Hard-Switching and Soft-Switching Circuits

#### **Benefits**

- Ultra High Efficiency
- Ultra Low R<sub>DS(on)</sub>
- Ultra Low Q<sub>G</sub>
- Ultra Small Footprint

www.epc-co.com/epc/Products/eGaNFETs/EPC2016C.aspx

Static Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
$BV_DSS$	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 300  \mu\text{A}$	100			V
I <sub>DSS</sub>	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$		25	150	μΑ
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.5	3	mA
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.15	0.25	mA
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 3 \text{ mA}$	0.8	1.4	2.5	V
R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_D = 11 \text{ A}$		12	16	mΩ
$V_{SD}$	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A, } V_{GS} = 0 \text{ V}$		1.8		V

All measurements were done with substrate connected to source.

Dynamic Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance			360	420	
Coss	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}$		210	310	рF
$C_{RSS}$	Reverse Transfer Capacitance			3.2	4.8	
$R_{G}$	Gate Resistance			0.4		Ω
$Q_{G}$	Total Gate Charge			3.4	4.5	
$Q_{GS}$	Gate-to-Source Charge	V - 50V L - 11 A		1.1		
$Q_{GD}$	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V}, I_D = 11 \text{ A}$		0.55	1	
Q <sub>G(TH)</sub>	Gate Charge at Threshold			0.7		nC
Q <sub>OSS</sub>	Output Charge	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}$		16	24	
$Q_{RR}$	Source-Drain Recovery Charge			0		

All measurements were done with substrate connected to source.

Note 2:  $C_{OSS(ER)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>. Note 3:  $C_{OSS(TR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>.

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Transfer Characteristics




Figure 3: R<sub>DS(on)</sub> vs. V<sub>GS</sub> for Various Drain Currents





Figure 4: R<sub>DS(on)</sub> vs. V<sub>GS</sub> for Various Temperatures








Figure 5b: Capacitance (Log Scale)




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On-State Resistance vs. Temperature







Figure 9: Normalized Threshold Voltage vs. Temperature



All measurements were done with substrate shortened to source.



**Figure 11: Transient Thermal Response Curves** 








Figure 12: Safe Operating Area



#### **TAPE AND REEL CONFIGURATION**




	EPC2016C (note 1)			
Dimension (mm)	target	min	max	
а	8.00	7.90	8.30	
b	1.75	1.65	1.85	
c (see note)	3.50	3.45	3.55	
d	4.00	3.90	4.10	
е	4.00	3.90	4.10	
f (see note)	2.00	1.95	2.05	
g	1.5	1.5	1.6	

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


(face side down)



Doub		Laser Markings	
Part Number	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC2016C	2016	YYYY	ZZZZ

#### **DIE OUTLINE**

Solder Bar View



**MICROMETERS** DIM MIN **Nominal** MAX A 2076 2106 2136 В 1602 1632 1662 1379 1382 1385 c d 577 580 583 e 235 250 265 f 195 200 205 400 400 400 g

Pad no. 1 is Gate;

Pads no. 3, 5 are Drain;

Pads no. 4, 6 are Source;


Pad no. 2 is Substrate.

Side View

	(685) 815 Max
Seating Plane	100 +/- 20

# RECOMMENDED LAND PATTERN

(units in  $\mu$ m)



The land pattern is solder mask defined.

Pad no. 1 is Gate;


Pads no. 3, 5 are Drain;

Pads no. 4, 6 are Source;

Pad no. 2 is Substrate.

## RECOMMENDED STENCIL DRAWING

(measurements in  $\mu$ m)



Recommended stencil should be 4mil (100  $\mu$ m) thick, must be laser cut , opening per drawing. The corner has a radius of R60

Intended for use with SAC305 Type 3 solder, reference 88.5% metals content.

Additional assembly resources available at

http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN  $^{\circ}$  is a registered trademark of Efficient Power Conversion Corporation.

 ${\sf EPC\ Patent\ Listing: epc-co.com/epc/AboutEPC/Patents.aspx}$ 

Information subject to change without notice.
Revised Oct, 2018