



# CSD18503KCS 40 V N-Channel NexFET™ Power MOSFET

## 1 Features


- Ultra Low Qg and Qgd
- Low Thermal Resistance
- Avalanche Rated
- Logic Level
- Pb Free Terminal Plating
- RoHS Compliant
- Halogen Free
- TO-220 Plastic Package

## 2 Applications

- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Motor Control

## 3 Description

This 40 V, 3.6 mΩ, TO-220 NexFET™ power MOSFET has been designed to minimize losses in power conversion applications.



### Product Summary

$T_A = 25^\circ\text{C}$		TYPICAL VALUE		UNIT
$V_{DS}$	Drain-to-Source Voltage	40		V
$Q_g$	Gate Charge Total (10 V)	30		nC
$Q_{gd}$	Gate Charge Gate-to-Drain	4.6		nC
$R_{DS(on)}$	Drain-to-Source On-Resistance	$V_{GS} = 4.5\text{ V}$	5.4	mΩ
		$V_{GS} = 10\text{ V}$	3.6	mΩ
$V_{GS(th)}$	Threshold Voltage	1.9		V

### Ordering Information (1)

Device	Package	Media	Qty	Ship
CSD18503KCS	TO-220 Plastic Package	Tube	50	Tube


(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Absolute Maximum Ratings


$T_A = 25^\circ\text{C}$		VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	40	V
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$I_D$	Continuous Drain Current (Package limited)	100	A
	Continuous Drain Current (Silicon limited), $T_C = 25^\circ\text{C}$	142	
	Continuous Drain Current (Silicon limited), $T_C = 100^\circ\text{C}$	100	
$I_{DM}$	Pulsed Drain Current (1)	358	A
$P_D$	Power Dissipation	188	W
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	$-55$ to $175$	$^\circ\text{C}$
$E_{AS}$	Avalanche Energy, single pulse $I_D = 57\text{ A}$ , $L = 0.1\text{ mH}$ , $R_G = 25\text{ }\Omega$	162	mJ

(1) Max  $R_{\theta JC} = 0.8^\circ\text{C/W}$ , pulse duration  $\leq 100\text{ }\mu\text{s}$ , duty cycle  $\leq 1\%$

$R_{DS(on)}$  vs  $V_{GS}$



Gate Charge



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	5.3 Typical MOSFET Characteristics .....	<b>4</b>
<b>2 Applications</b> .....	<b>1</b>	<b>6 Device and Documentation Support</b> .....	<b>7</b>
<b>3 Description</b> .....	<b>1</b>	6.1 Trademarks .....	<b>7</b>
<b>4 Revision History</b> .....	<b>2</b>	6.2 Electrostatic Discharge Caution .....	<b>7</b>
<b>5 Specifications</b> .....	<b>3</b>	6.3 Glossary .....	<b>7</b>
5.1 Electrical Characteristics .....	<b>3</b>	<b>7 Mechanical, Packaging, and Orderable Information</b> .....	<b>8</b>
5.2 Thermal Information .....	<b>3</b>	7.1 KCS Package Dimensions .....	<b>8</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Original (September 2012) to Revision A</b>	<b>Page</b>
• Added part number to title .....	<b>1</b>
• Increased the $T_C = 25^\circ$ continuous drain current to 142 A .....	<b>1</b>
• Increased the $T_C = 125^\circ$ continuous drain current to 100 A .....	<b>1</b>
• Increased the pulsed drain current to 358 A .....	<b>1</b>
• Increased the max power dissipation to 188 W .....	<b>1</b>
• Increased the max operating junction and storage temperature to $175^\circ\text{C}$ .....	<b>1</b>
• Updated the pulsed current conditions .....	<b>1</b>
• Updated <a href="#">Figure 1</a> from a normalized $R_{\theta JA}$ to an $R_{\theta JC}$ curve .....	<b>4</b>
• Updated <a href="#">Figure 6</a> to extend to $175^\circ\text{C}$ .....	<b>5</b>
• Updated <a href="#">Figure 8</a> to extend to $175^\circ\text{C}$ .....	<b>5</b>
• Updated the SOA in <a href="#">Figure 10</a> .....	<b>6</b>
• Updated <a href="#">Figure 12</a> to extend to $175^\circ\text{C}$ .....	<b>6</b>

## 5 Specifications

### 5.1 Electrical Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	40			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 32 V			1	μA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1.5	1.9	2.3	V
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 75 A	5.4		6.8	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 75 A	3.6		4.5	mΩ
g <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 75 A	98			S
DYNAMIC CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V, f = 1 MHz	2500		3150	pF
C <sub>oss</sub>	Output Capacitance		480		600	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		12		16	pF
R <sub>G</sub>	Series Gate Resistance	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 75 A	1.4		2.8	Ω
Q <sub>g</sub>	Gate Charge Total (4.5 V)		15		18	nC
Q <sub>g</sub>	Gate Charge Total (10 V)		30		36	nC
Q <sub>gd</sub>	Gate Charge Gate-to-Drain		4.6			nC
Q <sub>gs</sub>	Gate Charge Gate-to-Source		7.7			nC
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>		4.7			nC
Q <sub>oss</sub>	Output Charge		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	30		
t <sub>d(on)</sub>	Turn On Delay Time	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 10 V, I <sub>DS</sub> = 75 A, R <sub>G</sub> = 0 Ω	5.7			ns
t <sub>r</sub>	Rise Time		5.3			ns
t <sub>d(off)</sub>	Turn Off Delay Time		14			ns
t <sub>f</sub>	Fall Time		6.8			ns
DIODE CHARACTERISTICS						
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 75 A, V <sub>GS</sub> = 0 V	0.8		1	V
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DS</sub> = 20 V, I <sub>F</sub> = 75 A, di/dt = 300 A/μs	60			nC
t <sub>rr</sub>	Reverse Recovery Time		37			ns




### 5.2 Thermal Information

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance			0.8	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance			62	

## 5.3 Typical MOSFET Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)



## Typical MOSFET Characteristics (continued)

( $T_A = 25^\circ\text{C}$  unless otherwise stated)




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage




Figure 8. Normalized On-State Resistance vs Temperature






Figure 9. Typical Diode Forward Voltage

## Typical MOSFET Characteristics (continued)


( $T_A = 25^\circ\text{C}$  unless otherwise stated)



**Figure 10. Maximum Safe Operating Area**



**Figure 11. Single Pulse Unclamped Inductive Switching**



**Figure 12. Maximum Drain Current vs Temperature**

## 6 Device and Documentation Support

### 6.1 Trademarks

NexFET is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 6.3 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 KCS Package Dimensions



#### Notes:

1. All linear dimensions are in inches
2. This drawing is subject to change without notice
3. Lead Dimensions are not controlled within "C" area
4. All lead dimensions apply before solder dip
5. The center lead is in electrical contact with the mounting tab
6. The chamfer at "F" is optional
7. Thermal pad contour at "G" optional with these dimensions
8. "H" Falls within JEDEC TO-220 variation AB, except minimum lead thickness, minimum exposed pad length, and maximum body length.

#### Pin Configuration

Position	Designation
Pin 1	Gate
Pin 2 / Tab	Drain
Pin 3	Source



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18503KCS	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-55 to 175	CSD18503KCS	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2018, Texas Instruments Incorporated