





For most current data sheet and other product information, visit www.burr-brown.com

# 16-Bit, Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER

## **FEATURES**

- LOW POWER: 200mW
- UNIPOLAR OR BIPOLAR OPERATION
- SINGLE-SUPPLY OUTPUT RANGE: +10V
- DUAL SUPPLY OUTPUT RANGE: ±10V
- SETTLING TIME: 10µs to 0.003%
- 16-BIT MONOTONICITY: -40°C to +85°C
- PROGRAMMABLE RESET TO MID-SCALE OR ZERO-SCALE
- DATA READBACK
- DOUBLE-BUFFERED DATA INPUTS


# **APPLICATIONS**

- PROCESS CONTROL
- ATE PIN ELECTRONICS
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS
- DAC-PER-PIN PROGRAMMERS

# **DESCRIPTION**

The DAC7744 is a 16-bit, quad voltage output digital-to-analog converter with guaranteed 16-bit monotonic performance over the specified temperature range. It accepts 16-bit parallel input data, has double-buffered DAC input logic (allowing simultaneous update of all DACs), and provides a readback mode of the internal input registers. Programmable asynchronous reset clears all registers to a mid-scale code of  $8000_{\rm H}$  or to a zero-scale of  $0000_{\rm H}$ . The DAC7744 operates from either a single +15V supply or from a +15V, -15V, and +5V supply.

Low power and small size per DAC make the DAC7744 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servo-control. The DAC7744 is available in a 48-lead SSOP package, and offers guaranteed specifications over the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  temperature range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111

Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# **SPECIFICATIONS** (Dual Supply)

At  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = +15$ V,  $V_{DD} = +5$ V,  $V_{SS} = -15$ V,  $V_{REF}H = +10$ V, and  $V_{REF}L = -10$ V, unless otherwise noted.

ACCURACY   Linearity Error   Times to				DAC7744E	<b>E</b>	С	AC7744E	В		DAC7744E	С	
Linearity Error	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Time to Time	ACCURACY											
Linearity Metich   Differential Linearity Fror   Tays to Tsax   March   Tays	Linearity Error	T = 25°C			±3			*			±2	LSB
Differential Linearity Error   T = 25°C   Monotonicity   Tunix to Tunix t	T <sub>MIN</sub> to T <sub>MAX</sub>				±4			*			±3	LSB
Total Traxx   Monotonicity Trans to Traxx   Bipolar Zero Emro   Bipolar Zero Matching   Channel-to-Channel   Ch	Linearity Match			±4			*			±2		LSB
Monotonicity, T <sub>imb</sub> to T <sub>iAAX</sub>   Bigs pipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   T = 25°C   Sipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   T = 25°C   Sipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   T = 25°C   Sipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   T = 25°C   Sipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   Sipolar Zero Matching   Channel-to-Channel Matching   Channel-to-Channel Matching   At Full Scale   Matching	Differential Linearity Error	T = 25°C			±3			±2			±1	LSB
Monotonicity, T <sub>imb</sub> to T <sub>iAAX</sub>   Bigs pipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   T = 25°C   Sipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   T = 25°C   Sipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   T = 25°C   Sipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   T = 25°C   Sipolar Zero Error, T <sub>imb</sub> to T <sub>iAAX</sub>   Sipolar Zero Matching   Channel-to-Channel Matching   Channel-to-Channel Matching   At Full Scale   Matching	T <sub>MIN</sub> to T <sub>MAX</sub>				±3			±2			±1	LSB
Bipolar Zero Emror   Bipolar Zero Emror   Fulls Total Name   T = 25°C   T =	Monotonicity, T <sub>MIN</sub> to T <sub>MAX</sub>		14			15			16			Bits
Full-Scale Error   Full-Scale Error   Full-Scale Fror   Full-Scale Fror   Full-Scale Fror   Full-Scale Fror   Full-Scale Matching   Channel-to-Channel Matching   Full-Scale Matching   Channel-to-Channel Current   Full-Scale		T = 25°C		±0.01	±0.025			*			*	% of FSR
Full-Scale Error   Full-Scale Fror   Full-Scale Fror   Full-Scale Fror   Full-Scale Fror   Full-Scale Fror   Full-Scale Fror   Full-Scale Matching   Channel-to-Channel Matching   Channel-to-Channel Matching   Channel-to-Channel Matching   Channel-to-Channel Matching   Channel-to-Channel Matching   Full-Scale Matching   Channel-to-Channel Matching   Channel-to-Channel Matching   Full-Scale	Bipolar Zero Error, T <sub>MIN</sub> to T <sub>MAX</sub>				±0.05			*			*	% of FSR
Sipolar Zero Matching		T = 25°C			±0.025			*			*	% of FSR
Sipolar Zero Matching	Full-Scale Error, T <sub>MIN</sub> to T <sub>MAX</sub>				±0.05			*			*	% of FSR
Matching					±0.024			*			*	% of FSR
Power Supply Rejection Ratio (PSRR)	Full-Scale Matching				±0.024			*			*	% of FSR
ANALOG OUTPUT   Voltage Output   Output Current   Short-Circuit Current   Short-Circuit Duration   To Vss. Vob or GND	Power Supply Rejection Ratio (PSRR)	· ·			25			*			*	ppm/V
Voltage Output Current	***************************************	7 K. G.										PP
Output Current Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration         1±5         500 ±20 lndefinite         * * * * * * * * * * * * * * * * * * *			VDEEL		VoccH	*		*	*		*	V
Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration   To V_SS, V_DD or GND   Short-Circuit Duration   To V_SS, V_DD or GND   Indefinite   Short-Circuit Duration   Short-Circuit Duration   To V_SS, V_DD or GND   Indefinite   Short-Circuit Duration   Short-Circuit Current   Short-Circuit Duration   Sho			+5		, KEL			•				
Short-Circuit Current Short-Circuit Duration   To V <sub>SS</sub> , V <sub>DD</sub> or GND				500			*		"	*		
Short-Circuit Duration							1			I		
Ref High Input Voltage Range Ref Low Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref High Input Current Ref Low Input Current Ref Low Input Current Ref Low Input Current         +10		To $V_{SS}$ , $V_{DD}$ or GND					1			l		
Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current Ref Ref Ref Ref Low Input Current Ref Ref Ref Ref Low Input Current Ref Ref Ref Ref Ref Ref Low Input Current Ref	REFERENCE INPUT											
Ref High Input Current Ref Low Input Current Ref Ref Low					1			*			*	1
Ref Low Input Current			1			*		*	*		*	V
DYNAMIC PERFORMANCE         To ±0.003%, 20V Output Step         9         11         *         *         *         *         μs           Channel-to-Channel Crosstalk Digital Feedthrough         See Figure 5         0.5         0.5         *         *         *         *         *         LSB Nov-sen/view         *         *         NV-M         *         *         NV-M         *         NV-M         *         NV-M         *         NV-M	<b>5</b> 1		1		1					I		1
Settling Time	Ref Low Input Current		-3.2		-0.3		*			*		mA
Channel Crosstalk   See Figure 5		T- +0.0000/ 001/			44		.,	.,			.,	
Channel-to-Channel Crosstalk   Digital Feedthrough   Channel-to-Channel Crosstalk   Power   Channel-to-Channel Crosstalk   Power   Channel-to-Channel Crosstalk   Power	Settling Time			9	11		*	*		*	*	μs
Digital Feedthrough Output Noise Voltage	Observation Observation			0.5			.,			.,		LOD
Output Noise Voltage         f = 10kHz         60         *         *         *         nV/√H           DIGITAL INPUT         V <sub>IH</sub> 0.7 • V <sub>DD</sub> V <sub>DD</sub> *         *         *         V         I </td <td></td> <td>See Figure 5</td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td>I</td> <td></td> <td></td>		See Figure 5					1			I		
DIGITAL INPUT         V <sub>IL</sub> V <sub>IL</sub> V <sub>DD</sub> V <sub>DD</sub> *         *         *         *         V <th< td=""><td>o o</td><td>f 40kH=</td><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td><td>l</td><td></td><td></td></th<>	o o	f 40kH=					1			l		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		T = TUKHZ		60			*			*		NV/VHZ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			0.7.1/		\/	*			<u> </u>			\ \/
I					0 3 • //			~	_ ~			l
DIGITAL OUTPUT   VOH   VOH   VOL   VOH   VOL			"									l
V <sub>OH</sub> V <sub>OL</sub> I <sub>OH</sub> = -0.8mA I <sub>OL</sub> = 1.6mA 3.6 4.5 0.3 0.4 * * * * * * * * * * * * * * V V V V V					I							
VOL         I <sub>OL</sub> = 1.6mA         0.3         0.4         *         *         *         *         V           POWER SUPPLY           V <sub>DD</sub> +4.75         +5.0         +5.25         *         *         *         *         *         *         *         V           V <sub>CC</sub> +14.25         +15.0         +15.75         *         *         *         *         *         *         V           V <sub>SS</sub> -14.25         -15.0         -15.75         *         *         *         *         *         V           I <sub>DD</sub> 6         *         *         *         *         *         *         *         µA           I <sub>SS</sub> -5         -5         *         *         *         *         *         mA           Power         170         200         *         *         *         *         *         mW	DIGITAL OUTPUT											
POWER SUPPLY V <sub>DD</sub> V <sub>CC</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>IDD</sub>			3.6	4.5		*	*		*	*		V
V <sub>DD</sub> V <sub>CC</sub> +14.75 +5.0 +5.25 * * * * * * * * * * V V <sub>CC</sub> V <sub>SS</sub> -14.25 -15.0 -15.75 * * * * * * * * * * * V V <sub>SS</sub> V <sub>DD</sub> +14.25 -15.0 -15.75 * * * * * * * * * * * * * V V <sub>DD</sub> V <sub>DD</sub> +14.25 -15.0 -15.75 * * * * * * * * * * * * * * * * V V <sub>DD</sub> V <sub>DD</sub> +14.25 -15.0 -15.75 * * * * * * * * * * * * * * * V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> +14.25 -15.0 -15.75 * * * * * * * * * * * * * * * * V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> +15.75 * * * * * * * * * * * * * * * * * * *	V <sub>OL</sub>	I <sub>OL</sub> = 1.6mA		0.3	0.4		*	*		*	*	V
V <sub>CC</sub> V <sub>SS</sub> +14.25 +15.0 +15.75 * * * * * * * * * * V V <sub>SS</sub>   V <sub>DD</sub>   V <sub>CC</sub>												,,
V <sub>SS</sub>							1			l		l
IDD     50     *     *     μΑ       I <sub>CC</sub> 6     *     *     mA       I <sub>SS</sub> -5     *     *     mA       Power     170     200     *     *     mW       TEMPERATURE RANGE					I		1			I		1
I <sub>CC</sub> 6         *         *         mA           I <sub>SS</sub> -5         *         *         *         mA           Power         170         200         *         *         mW   TEMPERATURE RANGE			-14.25		-15.75	*	1	*	*	l	*	l
I <sub>SS</sub> Power         -5 170 200 * * * * * mA           TEMPERATURE RANGE         * * mW							1			I		
Power         170         200         *         *         mW           TEMPERATURE RANGE                   mW							1			I		1
TEMPERATURE RANGE					200		1			l		1
Specified Performance         -40         +85         *         *         *         *         °C			-40		+85	*		*	*		*	°C

 $<sup>\</sup>ensuremath{\boldsymbol{\ast}}$  Specifications same as grade to the left.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



# $\begin{array}{l} \textbf{SPECIFICATIONS (Single Supply)} \\ \text{At T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}, \text{ V}_{CC} = +15\text{V}, \text{ V}_{DD} = +5\text{V}, \text{ V}_{SS} = \text{GND}, \text{ V}_{REF}\text{H} = +10\text{V}, \text{ and V}_{REF}\text{L} = +50\text{mV}, \text{ unless otherwise noted.} \\ \end{array}$

			DAC7744E	<b>E</b>		AC7744E	В		DAC7744E	С	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY											
Linearity Error <sup>(1)</sup>	T = 25°C			±3			*			±2	LSB
T <sub>MIN</sub> to T <sub>MAX</sub>				±4			*			±3	LSB
Linearity Match			±4			*			±2		LSB
Differential Linearity Error	T = 25°C			±3			±2			±1	LSB
T <sub>MIN</sub> to T <sub>MAX</sub>				±3			±2			±1	LSB
Monotonicity, T <sub>MIN</sub> to T <sub>MAX</sub>		14			15			16			Bits
Unipolar Zero	T = 25°C		±0.01	±0.025	-		*			*	% of FSR
Unipolar Zero Error, T <sub>MIN</sub> to T <sub>MAX</sub>				±0.05			*			*	% of FSR
Full-Scale Error	T = 25°C			±0.025			*			*	% of FSR
Full-Scale Error, T <sub>MIN</sub> to T <sub>MAX</sub>				±0.05			*			*	% of FSR
Unipolar Zero Matching	Channel-to-Channel			±0.024			*			*	% of FSR
-	Matching										
Full-Scale Matching	Channel-to-Channel			±0.024			*			*	% of FSR
	Matching										
Power Supply Rejection Ratio (PSRR)	At Full Scale			25			*			*	ppm/V
ANALOG OUTPUT											
Voltage Output	$V_{REF}L = 0V, V_{SS} = 0V$	0		$V_{REF}H$	*		*	*		*	V
	$R = 10k\Omega$										
Output Current		±5			*			*			mA
Maximum Load Capacitance			500			*			*		pF
Short-Circuit Current			±20			*			*		mA
Short-Circuit Duration	To V <sub>SS</sub> , V <sub>CC</sub> or GND		Indefinite			*			*		
REFERENCE INPUT											
Ref High Input Voltage Range		V <sub>REF</sub> L + 1.25		+10	*		*	*		*	V
Ref Low Input Voltage Range		0		V <sub>RFF</sub> H - 1.25	*		*	*		*	l v
Ref High Input Current		-0.3		1.0		*			*		mA
Ref Low Input Current		-1.5		-0.3		*			*		mA
DYNAMIC PERFORMANCE											
Settling Time	To ±0.003%, 10V		8	10		*	*		*	*	μs
Settiling Time	Output Step			10			-				μ ο
Channel-to-Channel Crosstalk	See Figure 6		0.5			*			*		LSB
Digital Feedthrough	See rigule 0		2			*			*		nV-s
Output Noise Voltage	f = 10kHz		60			*			*		nV/√Hz
	I = IONIIZ		00			-7			-		110/ 1112
DIGITAL INPUT		0.7.1/		.,	*			,			.,
V <sub>IH</sub>		0.7 • V <sub>DD</sub>		V <sub>DD</sub>				*			V
V <sub>IL</sub>		0		0.3 • V <sub>DD</sub>			*				V
I <sub>IH</sub>				±10 ±10			*				μA μA
I <sub>IL</sub>				±10			~				μΑ
DIGITAL OUTPUT								l .			l ,,
V <sub>OH</sub>	$I_{OH} = -0.8 \text{mA}$	3.6	4.5		*	*		*	*		V
V <sub>OL</sub>	I <sub>OL</sub> = 1.6mA		0.3	0.4		*	*		*	*	V
POWER SUPPLY		,									,,
$V_{DD}$		+4.75	+5.0	+5.25	*	*	*	*	*	*	V
V <sub>CC</sub>		+14.25	+15.0	+15.75	*	*	*	*	*	*	V
V <sub>SS</sub>			0			*			*		V
l <sub>DD</sub>			50			*			*		μΑ
Icc			3.5			*			*		mA
Power			50	70		*			*	1	mW
TEMPERATURE RANGE											
Specified Performance		-40		+85	*		*	*		*	°C

<sup>\*</sup> Specifications same as grade to the left.

NOTE: (1) If  $V_{SS} = 0V$ , the specification applies at code  $0021_H$  and above, due to possible negative zero scale error.

### **ABSOLUTE MAXIMUM RATINGS(1)**

V <sub>CC</sub> to V <sub>SS</sub>	0.3V to +32V
V <sub>CC</sub> to AGND	0.3V to +16V
V <sub>SS</sub> to AGND	+0.3V to -16V
AGND to DGND	0.3V to +0.3V
V <sub>REF</sub> H to AGND	9V to +11V
V <sub>REF</sub> L to AGND	11V to +9V
V <sub>DD</sub> to GND	0.3V to +6V
V <sub>REF</sub> H to V <sub>REF</sub> L	1V to 22V
Digital Input Voltage to GND	0.3V to V <sub>DD</sub> + 0.3V
Digital Output Voltage to GND	0.3V to V <sub>DD</sub> + 0.3V
Maximum Junction Temperature	+150°C
Operating Temperature Range	
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

# ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **PACKAGE/ORDERING INFORMATION**


PRODUCT	LINEARITY ERROR (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
DAC7744E	±4 "	±3 "	48-Lead SSOP	333	-40°C to +85°C	DAC7744E DAC7744E/1K	Rails Tape and Reel
DAC7744EB	±4 "	±2 "	48-Lead SSOP	333 "	-40°C to +85°C	DAC7744EB DAC7744EB/1K	Rails Tape and Reel
DAC7744EC	±3 "	±1 "	48-Lead SSOP	333 "	-40°C to +85°C	DAC7744EC DAC7744EC/1K	Rails Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC7744E/1K" will get a single 1000-piece Tape and Reel.

### **ESD PROTECTION CIRCUITS**



### **PIN CONFIGURATION**



### **PIN DESCRIPTIONS**


PIN	NAME	DESCRIPTION
1	DB15	Data Bit 15, MSB
2	DB14	Data Bit 14
3	DB13	Data Bit 13
4	DB12	Data Bit 12
5	DB11	Data Bit 11 Data Bit 10
6 7	DB10 DB9	Data Bit 9
8	DB9 DB8	Data Bit 8
9	DB7	Data Bit 7
10	DB6	Data Bit 6
11	DB5	Data Bit 5
12	DB4	Data Bit 4
13	DB3	Data Bit 3
14	DB2	Data Bit 2
15	DB1	Data Bit 1
16	DB0	Data Bit 0, LSB
17 18	RSTSEL RST	Reset Select. Determines the action of RST. If HIGH, a RST command will set the DAC registers to mid-scale. If LOW, a RST command will set the DAC registers to zero.  Reset, Edge-Triggered. Depending on the state of RSTSEL, the DAC Input and Output registers
19	LOADDACs	are set to either mid-scale or zero.  DAC Output Registers Load Control. Rising edge triggered.
20	R/W	Enabled by the $\overline{CS}$ , controls data read and write from the input register.
21	A1	Enabled by the $\overline{\text{CS}}$ , in combination with A0 selects the Individual DAC Input Registers.
22	A0	Enabled by the $\overline{\text{CS}}$ , in combination with A1 selects the individual DAC input registers.
23	cs	Chip Select, Active LOW.
24	DGND	Digital Ground
25	$V_{DD}$	Positive Power Supply
26	V <sub>cc</sub>	Positive Power Supply
27	AGND	Analog Ground
28	$V_{SS}$	Negative Power Supply
29	V <sub>OUT</sub> D	DAC D Voltage Output
30	V <sub>OUT</sub> D Sense	DAC D's Output Amplifier Inverting Input. Used to close the feedback loop at the load.
31	V <sub>REF</sub> L CD Sense	DAC C and D Reference Low Sense Input
32	V <sub>REF</sub> L CD	DAC C and D Reference Low Input
33	V <sub>REF</sub> H CD	DAC C and D Reference High Input
34	V <sub>REF</sub> H CD Sense	DAC C Voltage Output
35 36	V <sub>OUT</sub> C V <sub>OUT</sub> C Sense	DAC C Voltage Output  DAC C's Output Amplifier Inverting Input. Used to close the feedback loop at the load.
37	V <sub>ouT</sub> B	DAC B Voltage Output
38	V <sub>OUT</sub> B Sense	DAC B's Output Amplifier Inverting Input. Used to close the feedback loop at the load.
39	V <sub>REF</sub> H AB Sense	DAC A and B Reference High Sense Input
40	V <sub>REF</sub> H AB	DAC A and B Reference High Input
41	V <sub>REF</sub> L AB	DAC A and B Reference Low Input
42	V <sub>REF</sub> L AB Sense	DAC A and B Reference Low Sense Input
43	V <sub>OUT</sub> A	DAC A Voltage Input
44	V <sub>OUT</sub> A Sense	DAC A's Output Amplifier Inverting Input. Used to close the feedback loop at the load.
45	NC	No Connection
46	NC	No Connection
47	NC	No Connection
48	NC	No Connection





# TYPICAL PERFORMANCE CURVES: $V_{SS} = 0V$


At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = 0$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = 0V$ , representative unit, unless otherwise specified.

### +25°C












+85°C







At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = 0$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = 0V$ , representative unit, unless otherwise specified.


## +85°C (cont.)







## -40°C














At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = 0$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = 0V$ , representative unit, unless otherwise specified.



















At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = 0$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = 0V$ , representative unit, unless otherwise specified.



















At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = 0$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = 0V$ , representative unit, unless otherwise specified.















At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = -15V$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = -10V$ , representative unit, unless otherwise specified.


## +25°C







# 

Digital Input Code




## +85°C







At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = -15V$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = -10V$ , representative unit, unless otherwise specified.


## +85°C (cont.)







## -40°C














At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = -15V$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = -10V$ , representative unit, unless otherwise specified.



















At  $T_A = +25$ °C,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = -15V$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = -10V$ , representative unit, unless otherwise specified.
















At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{CC} = +15V$ ,  $V_{SS} = -15V$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = -10V$ , representative unit, unless otherwise specified.





## THEORY OF OPERATION

The DAC7744 is a quad voltage output, 16-bit digital-to-analog converter (DAC). The architecture is an R-2R ladder configuration with the three MSB's segmented followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network, segmented MSBs and output op amp (see Figure 1). The minimum voltage output (zero scale) and maximum voltage output (full scale) are set

by the external voltage references ( $V_{REF}L$  and  $V_{REF}H$ , respectively). The digital input is a 16-bit parallel word and the DAC input registers offer a readback capability. The converters can be powered from either a single +15V supply or a dual  $\pm 15V$  supply. The device offers a reset function which immediately sets all DAC output voltages and DAC registers to mid-scale code  $8000_{\rm H}$  or to zero scale, code  $0000_{\rm H}$ . See Figures 2 and 3 for the basic operation of the DAC7744.




FIGURE 1. DAC7744 Architecture.




FIGURE 2. Basic Single-Supply Operation of the DAC7744.






FIGURE 3. Basic Dual-Supply Operation of the DAC7744.

## **ANALOG OUTPUTS**

When  $V_{SS} = -15V$  (dual supply operation), the output amplifier can swing to within 4V of the supply rails, guaranteed over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range. With  $V_{SS} = 0V$  (single-supply operation), and with  $R_{LOAD}$  also connected to ground, the output can swing to ground. Care must also be taken when measuring the zero-scale error when  $V_{SS} = 0V$ . Since the output voltage cannot swing below ground, the output voltage may not change for the first few digital input codes  $(0000_H, 0001_H, 0002_H, \text{etc.})$ , if the output amplifier has a negative offset. At the negative limit of -5mV, the first specified output starts at code  $0021_H$ .

Due to the high accuracy of these D/A converters, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 10V full-scale range has a 1LSB value of 152 $\mu$ V. With a load current of 1mA, series wiring and connector resistance of only 150m $\Omega$  (R<sub>W2</sub>) will cause a voltage drop of 150 $\mu$ V, as shown in Figure 4. To understand what this means in terms of a system layout, the resistivity of a typical 1 ounce copper-clad printed circuit board is 1/2 m $\Omega$  per square. For a 1mA load, a 20 milli-inch wide printed circuit conductor 6 inches long will result in a voltage drop of 150 $\mu$ V.

The DAC7744 offers a force and sense output configuration for the high open-loop gain output amplifiers. This feature

allows the loop around the output amplifier to be closed at the load, thus ensuring an accurate output voltage, as shown in Figure 4.




FIGURE 4. Analog Output Closed-Loop Configuration (1/2 DAC7744).  $R_{\rm W}$  represents wiring resistances.

BURR-BROWN®

#### **REFERENCE INPUTS**

The reference inputs,  $V_{REF}L$  and  $V_{REF}H$ , can be any voltage between  $V_{SS}+4V$  and  $V_{CC}-4V$ , provided that  $V_{REF}H$  is at least 1.25V greater than  $V_{REF}L$ . The minimum output of each DAC is equal to  $V_{REF}L$  plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to  $V_{REF}H$  plus a similar offset voltage. Note that  $V_{SS}$  (the negative power supply) must either be connected to ground or must be in the range of -14.25V to -15.75V. The voltage on  $V_{SS}$  sets several bias points within the converter. If  $V_{SS}$  is not in one of these two configurations, the bias values may be in error and proper operation of the device is not guaranteed.

The current into the  $V_{REF}H$  input and out of  $V_{REF}L$  depends on the DAC output voltages and can vary from a few

microamps to approximately 2.0mA. The reference input appears as a varying load to the reference. If the reference can sink or source the required current, a reference buffer is not required. The DAC7744 features a reference drive and sense connection such that the internal errors caused by the changing reference current and the circuit impedances can be minimized. Figures 5 through 12 show different reference configurations and the effect on the linearity and differential linearity.

The analog supplies (or the analog supplies and the reference power supplies) have to come up first. If the power supplies for the reference come up first, then the  $V_{CC}$  and  $V_{SS}$  supplies will be "powered from the reference via the ESD protection diode", see page 4.




FIGURE 5. Dual Supply Configuration-Buffered References, used for Dual Supply Performance Curves (1/2 DAC7744).




FIGURE 6. Single-Supply Buffered Reference with a Reference Low of 50mV Used for Single-Supply Performance Curves (1/2 DAC7744).




FIGURE 7. Integral Linearity and Differential Linearity Error Curves for Figure 8.




FIGURE 8. Dual-Supply Buffered Referenced with  $V_{REF}L = -5V$  and  $V_{REF}H = +5V$  (1/2 DAC7744).




FIGURE 9. Single-Supply Buffered Reference with a Reference Low of 50mV and Reference High of +5V.




FIGURE 10. Integral Linearity and Differential Linearity Error Curves for Figure 9.



A1	Α0	R/W	cs	RST	RSTSEL	LOADDACS	INPUT REGISTER	DAC REGISTER	MODE	DAC
L	L	L	L	Х	Х	Х	Write	Hold	Write Input	Α
L	Н	L	L	Х	X	X	Write	Hold	Write Input	В
Н	L	L	L	X	Х	X	Write	Hold	Write Input	С
Н	Н	L	L	X	Х	X	Write	Hold	Write Input	D
L	L	Н	L	X	Х	X	Read	Hold	Read Input	A
L	Н	Н	L	X	Х	X	Read	Hold	Read Input	В
Н	L	Н	L	X	Х	X	Read	Hold	Read Input	С
Н	Н	Н	L	X	Х	X	Read	Hold	Read Input	D
X	Х	X	Н	X	Х	<b>1</b>	Hold	Write	Update	All
X	Х	X	Н	Х	Х	Н	Hold	Hold	Hold	All
X	Х	X	Х	<b>↑</b>	L	Х		Reset to Zero	Reset to Zero	All
X	Х	Х	Х	1	Н	Х		Reset to Midscale	Reset to Midscale	All

TABLE I. DAC7744 Logic Truth Table.

#### **DIGITAL INTERFACE**

Table I shows the basic control logic for the DAC7744. Note that each DAC register is edge triggered and not level triggered. When the LOADDACS signal is transitioned to HIGH, the digital word currently in the DAC register is latched. The first set of registers (the input registers) are triggered via the A0, A1, R/W, and  $\overline{CS}$  inputs. Only one of these registers is transparent at any given time.

The double-buffered architecture is designed mainly so that each DAC input register can be written to at any time and then all DAC voltages updated simultaneously by the rising edge of LOADDACS. It also allows a DAC input register to be written to at any point then the DAC output voltages can be synchronously changed via a trigger signal connected to LOADDACS.

## **DIGITAL TIMING**

Figure 11 and Table II provide detailed timing for the digital interface of the DAC7744.

### **DIGITAL INPUT CODING**

The DAC7744 input data is in Straight Binary format. The output voltage is given by Equation 1.

$$V_{OUT} = V_{REF}L + \frac{\left(V_{REF}H - V_{REF}L\right) \cdot N}{65,536}$$
(1)

where N is the digital input code. This equation does not include the effects of offset (zero scale) or gain (full scale) errors.

# DIGITALLY-PROGRAMMABLE CURRENT SOURCE

The DAC7744 offers a unique set of features that allows a wide range of flexibility in designing applications circuits such as programmable current sources. The DAC7744 offers both a differential reference input as well as an open-loop configuration around the output amplifier. The open-loop configuration around the output amplifier allows transistor to be placed within the loop to implement a digitally-programmable, uni-directional current source. The availability of a differential reference also allows programmability for both the full-scale and zero-scale currents. The output current is calculated as:

$$I_{OUT} = \left( \left( \frac{V_{REF}H - V_{REF}L}{R_{SENSE}} \right) \cdot \left( \frac{N}{65,536} \right) \right) + \left( V_{REF}L / R_{SENSE} \right)$$
 (2)

Figure 12 shows a DAC7744 in a 4-to-20mA current output configuration. The output current can be determined by Equation 3:

$$I_{OUT} = \left( \left( \frac{5V - 1V}{250\Omega} \right) \cdot \left( \frac{N}{65,536} \right) \right) + \left( \frac{1V}{250\Omega} \right)$$
 (3)

At full scale, the output current is 16mA plus the 4mA for the zero current. At zero scale, the output current is the offset current of 4mA ( $1V/250\Omega$ ).

BURR-BROWN®





FIGURE 11. Digital Input and Output Timing.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t <sub>RCS</sub>	CS LOW for Read	100			ns
t <sub>RDS</sub>	R/W HIGH to CS LOW	10			ns
t <sub>RDH</sub>	R/W HIGH after CS HIGH	10			ns
t <sub>DZ</sub>	CS HIGH to Data Bus in High Impedance	10		70	ns
t <sub>CSD</sub>	CS LOW to Data Bus Valid		85	130	ns
twcs	CS LOW for Write	40			ns
t <sub>WS</sub>	R/W LOW to CS LOW	0			ns
t <sub>WH</sub>	R/W LOW after CS HIGH	10			ns
t <sub>AS</sub>	Address Valid to CS LOW	0			ns
t <sub>AH</sub>	Address Valid after CS HIGH	15			ns
t <sub>LS</sub>	CS LOW to LOADDACS HIGH	40			ns
t <sub>LH</sub>	CS LOW after LOADDACS HIGH	80			ns
t <sub>LX</sub>	LOADDACS HIGH	40			ns
t <sub>DS</sub>	Data Valid to CS LOW	0			ns
t <sub>DH</sub>	Data Valid after CS HIGH	15			ns
t <sub>LWD</sub>	LOADDACS LOW	40			ns
t <sub>SS</sub>	RSTSEL Valid Before RESET HIGH	0			ns
t <sub>SH</sub>	RSTSEL Valid After RESET HIGH	120			ns
t <sub>RSS</sub>	RESET LOW Before RESET HIGH	10			ns
t <sub>RSH</sub>	RESET LOW After RESET HIGH	10			ns
t <sub>S</sub>	Settling Time			11	μs

TABLE II. Timing Specifications (T  $_{A}=-40^{\circ}C$  to +85°C).





23

FIGURE 12. 4-to-20mA Digitally-Controlled Current Source (1/2 DAC7744).





24-Aug-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DAC7744E	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7744E	Samples
DAC7744E/1K	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7744E	Samples
DAC7744E/1KG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7744E	Samples
DAC7744EB	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7744E B	Samples
DAC7744EB/1K	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7744E B	Samples
DAC7744EC	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7744E C	Samples
DAC7744EC/1K	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7744E C	Samples
DAC7744ECG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7744E C	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

24-Aug-2018

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 28-Sep-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficulties are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7744E/1K	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
DAC7744EB/1K	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
DAC7744EC/1K	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 28-Sep-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7744E/1K	SSOP	DL	48	1000	367.0	367.0	55.0
DAC7744EB/1K	SSOP	DL	48	1000	367.0	367.0	55.0
DAC7744EC/1K	SSOP	DL	48	1000	367.0	367.0	55.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.