



QUAD DIFFERENTIAL PECL RECEIVERS

FEATURES

- Functional Replacement for the Agere BRF1A
- Pin Equivalent to General Trade 26LS32
- High Input Impedance Approximately 8 kΩ
- <2.6-ns Maximum Propagation Delay
- TB5R3 Provides 50-mV Hysteresis (Typical)
- -1.1-V to 7.1-V Common-Mode Input Voltage Range
- Single 5-V ±10% Supply
- ESD Protection HBM > 3 kV and CDM > 2 kV
- Operating Temperature Range: -40°C to 85°C
- Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

APPLICATIONS

 Digital Data or Clock Transmission Over Balanced Lines

DESCRIPTION

These quad differential receivers accept digital data over balanced transmission lines. They translate differential input logic levels to TTL output logic levels.


The TB5R3 is a pin- and function-compatible replacement for the Agere systems BRF1A; it includes 3-kV HBM and 2-kV CDM ESD protection.

The power-down loading characteristics of the receiver input circuit are approximately 8 k Ω relative to the power supplies; hence they do not load the transmission line when the circuit is powered down.

The packaging for this differential line receiver is a 16-pin gull wing SOIC (DW) or a 16 pin SOIC (D).

The enable inputs of this device include internal pull-up resistors of approximately 40 k Ω that are connected to V_{CC} to ensure a logical high level input if the inputs are open circuited.

FUNCTIONAL BLOCK DIAGRAM



Enable Truth Table

E1	E2	OUTPUT CONDITION
0	0	Active
1	0	Active
0	1	Disabled
1	1	Active

(TOP VIEW) C 16 15 2 14 3 E1 🗖 13 4 🗖 DO во 🗖 12 5 ві 🗖 🗆 со 6 11 BI 10 7 GND 🗖 8 9

PIN ASSIGNMENTS

SOIC PACKAGE

53

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER ⁽¹⁾	PART MARKING	PACKAGE ⁽²⁾	LEAD FINISH	STATUS
TB5R3DW	TB5R3	Gull-Wing SOIC	NiPdAu	Production
TB5R3D	TB5R3	SOIC	NiPdAu	Production

(1) Add the R suffix for tape and reel carrier (i.e., TB5R3DR)

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	POWER RATING T _A ≤ 25°C	THERMAL RESISTANCE, JUNCTION-TO-AMBIENT WITH NO AIR FLOW	DERATING FACTOR ⁽¹⁾ T _A ≥ 25°C	POWER RATING T _A = 85°C
DW	Low-K ⁽²⁾	831 mW	120.3°C/W	8.3 mW/°C	332 mW
DVV	High-K ⁽³⁾	1240 mW	80.8°C/W	12.4 mW/°C	494 mW
6	Low-K ⁽²⁾	763 mW	131.1°C/W	7.6 mW/°C	305 mW
D	High-K ⁽³⁾	1190 mW	84.1°C/W	11.9 mW/°C	475 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.

(2) In accordance with the low-K thermal metric definitions of EIA/JESD51-3.

(3) In accordance with the high-K thermal metric definitions of EIA/JESD51-7.

THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT
0	lunction to Deard Thermal Desistance	DW	53.7	°C/W
θ_{JB}	Junction-to-Board Thermal Resistance	D	47.5	°C/W
θ _{JC}	Junction-to-Case Thermal Resistance	DW	47.1	°C/W
	Junction-to-Case Therman Resistance	D	44.2	-0/00

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

			UNIT
Supply voltage, V _{CC}			0 V to 6 V
Magnitude of differential bus (input) voltage, V _{AI} - V _{AI} , V _{BI} - V _{BI} , V _{CI} - V _{CI} , V _{DI} - V _{DI}			8.4 V
FOD	Human Body Model ⁽²⁾	All pins	±3.5 kV
ESD	Charged-Device Model ⁽³⁾	All pins	±2 kV
Continuous power dissipation			See Dissipation Rating Table
Storage temperature, T _{stg}			-65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(3) Tested in accordance with JEDEC Standard 22, Test Method C101.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	V
Bus pin input voltage, V _{AI} , V _{AI} , V _{BI} V _{BI} , V _{CI} , or V _{CI} , V _{DI} , V _{DI}	-1.2 ⁽¹⁾		7.2	V
Magnitude of differential input voltage, V _{AI} - V _{AI} , V _{BI} - V _{BI} , V _{CI} - V _{CI} , V _{DI} - V _{DI}	0.1		6	V
Low-level enable input voltage ⁽²⁾ , V_{IL} (V_{CC} = 5.5 V)			0.8	V
High-level enable input voltage ⁽²⁾ , V_{IH} ($V_{CC} = 5.5$ V)	2			V
Operating free-air temperature, T _A	-40		85	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet, unless otherwise noted.

(2) The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

DEVICE ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Supply surrent ⁽¹⁾	Outputs disabled			50	mA
ICC	Supply current ⁽¹⁾	Outputs enabled			48	mA

(1) Current is dc power draw as measured through GND pin and does not include power delivered to load.

RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
V _{OL}	Output low voltage	$V_{CC} = 4.5 V,$	I _{OL} = 8 mA			0.4	V
V _{OH}	Output high voltage	$V_{CC} = 4.5 V,$	I _{OH} = -400 μA	2.4			V
V _{IK}	Enable input clamp voltage	$V_{CC} = 4.5 V,$	l _l = -5 mA			-1 ⁽¹⁾	V
V_{TH+}	Positive-going differential input threshold voltage $^{(2)},$ $(V_{xl}$ - $V_{\overline{xl}})$	x = A, B, C, or	D			100	mV
V _{TH-}	Negative-going differential input threshold voltage $^{(2)},$ (V_xI - V_{\overline{xI}})	x = A, B, C, or	D			100 ⁽¹⁾	mV
V _{HYST}	Differential input threshold voltage hysteresis, (V_{TH+} - V_{TH-})				50		mV
I _{OZL}	Output off state surrant (Lligh Z)		$V_{O} = 0.4 V$			-20 ⁽¹⁾	μA
I _{OZH}	Output off-state current, (High-Z)	V _{CC} = 5.5 V	$V_{O} = 2.4 V$			20	μA
I _{OS}	Output short circuit current	V _{CC} = 5.5 V				400 ⁽¹⁾	mA
IIL	Enable input low current	V _{CC} = 5.5 V,	$V_{IN} = 0.4 V$			400 ⁽¹⁾	μA
	Enable input high current		V _{IN} = 2.7 V			20	μA
IIH	Enable input reverse current	V _{CC} = 5.5 V	V _{IN} = 5.5 V			100	μA
I_{IL}	Differential input low current	$V_{CC} = 5.5V,$	V _{IN} = -1.2 V			-2 ⁽¹⁾	mA
I _{IH}	Differential input high current	V _{CC} = 5.5V,	V _{IN} = 7.2 V			1	mA
D	Small signal output resistance	Output High			50		Ω
R _O	Small-signal output resistance	Output Low			25		12

(1) This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

(2) The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.



SWITCHING CHARACTERISTICS


over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	$C_{L} = 0 pF^{(1)},$		1.64	<2.6	20
t _{PHL}	Propagation delay time, high-to-low-level output	See Figure 2 and Figure 4		1.57	<2.6	ns
t _{PLH}	Propagation delay time, low-to-high-level output	- C _L = 50 pF, See Figure 2 and Figure 4 ⁽²⁾		2.2	3.5	ns
t _{PHL}	Propagation delay time, high-to-low-level output	CL = 50 pr, See Figure 2 and Figure 4		2.1	3.5	115
t _{PHZ}	Output disable time, high-level-to-high-impedance $\operatorname{output}^{(3)}$	$-C_1 = 5 \text{ pF}$, See Figure 3 and Figure 5		7.7	12	ns
t _{PLZ}	Output disable time, low-level-to-high-impedance $\operatorname{output}^{(3)}$	$O_L = 5 \text{ pr}, \text{ See Figure 5 and Figure 5}$		5.2	12	ns
	Dulas width distortion it t	C_L = 10 pF, See Figure 2 and Figure 4			0.7	ns
t _{skew1}	Pulse-width distortion, t _{PHL} - t _{PLH}	C_L = 150 pF, See Figure 2 and Figure 4			4	ns
Δt_{skew1p}	Part-to-part output waveform skew	C_L = 10 pF, T_A = 75°C, See Figure 2 and Figure 4		0.8	1.4	ns
-р		C_L = 10 pF, See Figure 2 and Figure 4			1.5	ns
∆t _{skew}	Same part output waveform skew	C_L = 10 pF, See Figure 2 and Figure 4			0.3	ns
t _{PZH}	Output enable time, high-impedance-to-high-level $\operatorname{output}^{(3)}$			6.9	12	ns
t _{PZL}	Output enable time, high-impedance-to-low-level $\operatorname{output}^{(3)}$	C _L = 10 pF, See Figure 3 and Figure 4		6.3	12	ns
t _{TLH}	Rise time (20%-80%)	C = 10 pE See Figure 2 and Figure 4			1	ns
t _{THL}	Fall time (80%-20%)	- C _L = 10 pF, See Figure 2 and Figure 4			1	ns

The propagation delay values with a 0 pF load are based on design and simulation. (1)


(2) (3) t_r/t_f: 3 ns (20% - 80%)

See Table 1.



A. t_r/t_f: 3 ns (20% - 80%)


Figure 1. Receiver Propagation Delay Times



- A. $\overline{E2} = 1$ while E1 changes states.
- B. E1 = 0 while $\overline{E2}$ changes states.


Figure 2. Receiver Enable and Disable Timing

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.




C₁ includes test-fixture and probe capacitance.

Figure 3. Receiver Propagation Delay Time and Enable Time (t_{PZH}, t_{PZL}) Test Circuit




C₁ includes test-fixture and probe capacitance.

Figure 4. Receiver Disable Time (t_{PHZ}, t_{PLZ}) Test Circuit



NOTE: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the delay due to external capacitance and the intrinsic delay of the device. Intrinsic delay is listed in the table above as the 0 pF load condition. The incremental increase in delay between the 0 pF load condition and the actual total load capacitance represents the extrinsic, or external delay contributed by the load. Figure 5.



TYPICAL CHARACTERISTICS (continued)



APPLICATION INFORMATION

Power Dissipation

The power dissipation rating, often listed as the package dissipation rating, is a function of the ambient temperature, T_A , and the airflow around the device. This rating correlates with the device's maximum junction temperature, sometimes listed in the absolute maximum ratings tables. The maximum junction temperature accounts for the processes and materials used to fabricate and package the device, in addition to the desired life expectancy.

There are two common approaches to estimating the internal die junction temperature, T_J . In both of these methods, the device internal power dissipation P_D needs to be calculated This is done by totaling the supply power(s) to arrive at the system power dissipation:

$$\sum (V_{Sn} \times I_{Sn}) \tag{1}$$

and then subtracting the total power dissipation of the external load(s):

$$\sum (V_{Ln} \times I_{Ln})$$
(2)

The first T_J calculation uses the power dissipation and ambient temperature, along with one parameter: θ_{JA} , the junction-to-ambient thermal resistance, in degrees Celsius per watt.

The product of P_D and θ_{JA} is the junction temperature rise above the ambient temperature. Therefore:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
(3)




Figure 10. Thermal Impedance vs Air Flow

Note that θ_{JA} is highly dependent on the PCB on

which the device is mounted and on the airflow over the device and PCB. JEDEC/EIA has defined standardized test conditions for measuring θ_{JA} . Two commonly used conditions are the low-K and the high-K boards, covered by EIA/JESD51-3 and EIA/JESD51-7 respectively. Figure 10 shows the low-K and high-K values of θ_{JA} versus air flow for this device and its package options.

The standardized θ_{JA} values may not accurately represent the conditions under which the device is used. This can be due to adjacent devices acting as heat sources or heat sinks, to nonuniform airflow, or to the system PCB having significantly different thermal characteristics than the standardized test PCBs. The second method of system thermal analysis is more accurate. This calculation uses the power dissipation and ambient temperature, along with two device and two system-level parameters:

- θ_{JC} , the junction-to-case thermal resistance, in degrees Celsius per watt
- θ_{JB}, the junction-to-board thermal resistance, in degrees Celsius per watt
- θ_{CA} the case-to-ambient thermal resistance, in degrees Celsius per watt
- θ_{BA}, the board-to-ambient thermal resistance, in degrees Celsius per watt.

In this analysis, there are two parallel paths, one through the case (package) to the ambient, and another through the device to the PCB to the ambient. The system-level junction-to-ambient thermal impedance, $\theta_{JA(S)}$, is the equivalent parallel impedance of the two parallel paths:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA(S)})$$
(4)

where

$$\Theta_{\mathsf{JA}(\mathsf{S})} = \frac{\left[\left(\Theta_{\mathsf{JC}} + \Theta_{\mathsf{CA}}\right) \times \left(\Theta_{\mathsf{JB}} + \Theta_{\mathsf{BA}}\right)\right]}{\left(\Theta_{\mathsf{JC}} + \Theta_{\mathsf{CA}} + \Theta_{\mathsf{JB}} + \Theta_{\mathsf{BA}}\right)}$$
(5)

The device parameters θ_{JC} and θ_{JB} account for the internal structure of the device. The system-level parameters θ_{CA} and θ_{BA} take into account details of the PCB construction, adjacent electrical and mechanical components, and the environmental conditions including airflow. Finite element (FE), finite difference (FD), or computational fluid dynamics (CFD) programs can determine θ_{CA} and θ_{BA} . Details on using these programs are beyond the scope of this data sheet, but are available from the software manufacturers.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TB5R3D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TB5R3	Samples
TB5R3DR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	TB5R3	
TB5R3DRG4	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85		
TB5R3DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TB5R3	Samples
TB5R3LDR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	TB5R3L	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

11-Sep-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated