



# SLPS255A – FEBRUARY 2010 – REVISED JULY 2010

# 30V, N-Channel NexFET<sup>™</sup> Power MOSFETs

Check for Samples: CSD17310Q5A

## **FEATURES**

- Optimized for 5V Gate Drive
- Ultralow Q<sub>g</sub> and Q<sub>gd</sub>
- Low Thermal Resistance
- Avalanche Rated
- Pb Free Terminal Plating
- RoHS Compliant
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


### **APPLICATIONS**


- Notebook Point of Load
- Point-of-Load Synchronous Buck in Networking, Telecom and Computing Systems
- Optimized for Synchronous FET Applications

## DESCRIPTION

The NexFET<sup>™</sup> power MOSFET has been designed to minimize losses in power conversion applications, and optimized for 5V gate drive applications.







V<sub>GS</sub> - Gate-to-Source Voltage - V

### PRODUCT SUMMARY

V <sub>DS</sub>	Drain to Source Voltage	30	V		
Qg	Gate Charge Total (4.5V)	8.9		nC	
Q <sub>gd</sub>	Gate Charge Gate to Drain 2.1				
		$V_{GS} = 3V$	5.7	mΩ	
R <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 4.5V$	4.5	mΩ	
		V <sub>GS</sub> = 8V 3.9		mΩ	
V <sub>GS(th)</sub>	Threshold Voltage 1.3				

### **ORDERING INFORMATION**


Device	Package	Media	Qty	Ship
CSD17310Q5A	SON 5-mm × 6-mm Plastic Package	13-Inch Reel	2500	Tape and Reel

#### **ABSOLUTE MAXIMUM RATINGS**

$T_A = 2$	5°C unless otherwise stated	VALUE	UNIT						
$V_{DS}$	Drain to Source Voltage	30	V						
$V_{GS}$	Gate to Source Voltage	+10 /8	V						
	Continuous Drain Current, $T_C = 25^{\circ}C$	100	А						
ID	Continuous Drain Current <sup>(1)</sup>	21	А						
I <sub>DM</sub>	Pulsed Drain Current, $T_A = 25^{\circ}C^{(2)}$	134	А						
PD	Power Dissipation <sup>(1)</sup>	3.1	W						
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C						
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D = 58A$ , L = 0.1mH, $R_G = 25\Omega$	168	mJ						

(1)  $R_{\theta JA} = 40^{\circ}$ C/W on 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.

(2) Pulse duration  $\leq 300 \mu s$ , duty cycle  $\leq 2\%$ 



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NexFET is a trademark of Texas Instruments.

9

10

G006

8

0

0

1 2 3 4 5 6 7

# CSD17310Q5A

#### SLPS255A-FEBRUARY 2010-REVISED JULY 2010

XAS STRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Cl	naracteristics					
BV <sub>DSS</sub>	Drain to Source Voltage	$V_{GS} = 0V, I_D = 250\mu A$	30			V
I <sub>DSS</sub>	Drain to Source Leakage Current	$V_{GS} = 0V, V_{DS} = 24V$			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = +10/-8V			100	nA
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.9	1.3	1.8	V
		V <sub>GS</sub> = 3V, I <sub>D</sub> = 20A		5.7	7.8	mΩ
R <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 20A		4.5	5.9	mΩ
		V <sub>GS</sub> = 8V, I <sub>D</sub> = 20A		3.9	5.1	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 15V, I <sub>D</sub> = 20A		85		S
Dynamic	Characteristics	· · · · · · · · · · · · · · · · · · ·				
C <sub>iss</sub>	Input Capacitance			1200	1560	pF
C <sub>oss</sub>	Output Capacitance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 15V, f = 1MHz		630	820	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			59	77	pF
R <sub>G</sub>	Series Gate Resistance			0.9	1.8	Ω
Qg	Gate Charge Total (4.5V)			8.9	11.6	nC
Q <sub>gd</sub>	Gate Charge Gate to Drain			2.1		nC
Q <sub>gs</sub>	Gate Charge Gate to Source	$V_{DS} = 15V, I_{DS} = 20A$		2.7		nC
Q <sub>g(th)</sub>	Gate Charge at Vth			1.4		nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 12.8V, V <sub>GS</sub> = 0V		15.9		nC
t <sub>d(on)</sub>	Turn On Delay Time			6.5		ns
tr	Rise Time	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 4.5V, I <sub>DS</sub> = 20A,		11.6		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$R_{\rm G} = 2\Omega$		15		ns
t <sub>f</sub>	Fall Time			5		ns
Diode Cl	haracteristics	· · ·				
V <sub>SD</sub>	Diode Forward Voltage	$I_{SD} = 20A, V_{GS} = 0V$		0.85	1	V
Q <sub>rr</sub>	Reverse Recovery Charge			21		nC
t <sub>rr</sub>	Reverse Recovery Time	V <sub>DD</sub> = 12.8V, I <sub>F</sub> = 20A, di/dt = 300A/μs		22		ns

# THERMAL CHARACTERISTICS

(T<sub>A</sub> = 25°C unless otherwise stated)

	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\thetaJC}$	Thermal Resistance Junction to Case <sup>(1)</sup>			1.9	°C/W
$R_{\thetaJA}$	Thermal Resistance Junction to Ambient <sup>(1)(2)</sup>			51	°C/W


 $R_{\theta JC}$  is determined with the device mounted on a 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design. Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu. (1)

(2)




# CSD17310Q5A

SLPS255A-FEBRUARY 2010-REVISED JULY 2010



Max  $R_{\theta,JA} = 123^{\circ}C/W$ when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.






Figure 1. Transient Thermal Impedance

SLPS255A - FEBRUARY 2010 - REVISED JULY 2010


www.ti.com

ISTRUMENTS

**FEXAS** 

## **TYPICAL MOSFET CHARACTERISTICS (continued)**

#### $(T_A = 25^{\circ}C \text{ unless otherwise stated})$





#### SLPS255A-FEBRUARY 2010-REVISED JULY 2010

### **TYPICAL MOSFET CHARACTERISTICS (continued)**

#### $(T_A = 25^{\circ}C \text{ unless otherwise stated})$







Figure 11. Single Pulse Unclamped Inductive Switching





TEXAS INSTRUMENTS


www.ti.com

## **MECHANICAL DATA**

## **Q5A Package Dimensions**








**Top View** 

Side View

**Bottom View** 



Front View

M0135-01


DIM		MILLIMETERS	
DIM	MIN	NOM	MAX
A	0.90	1.00	1.10
b	0.33	0.41	0.51
С	0.20	0.25	0.34
D1	4.80	4.90	5.00
D2	3.61	3.81	4.02
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
е	1.17	1.27	1.37
Н	0.41	0.56	0.71
К	1.10		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
θ	0°		12°



# CSD17310Q5A

www.ti.com


SLPS255A-FEBRUARY 2010-REVISED JULY 2010



DIM	MILLIM	ETERS	INCHES			
DIN	MIN	MAX	MIN	MAX		
F1	6.205	6.305	0.244	0.248		
F2	4.46	4.56	0.176	0.18		
F3	4.46	4.56	0.176	0.18		
F4	0.65	0.7	0.026	0.028		
F5	0.62	0.67	0.024	0.026		
F6	0.63	0.68	0.025	0.027		
F7	0.7	0.8	0.028	0.031		
F8	0.65	0.7	0.026	0.028		
F9	0.62	0.67	0.024	0.026		
F10	4.9	5	0.193	0.197		
F11	4.46	4.56	0.176	0.18		

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

### **Q5A Tape and Reel Information**



#### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. A0 and B0 measured on a plane 0.3mm above the bottom of the pocket

SLPS255A - FEBRUARY 2010 - REVISED JULY 2010

## **REVISION HISTORY**

Cł	nanges from Original (February 2010) to Revision A	Page
•	Updated the Q5A Package Dimensions table. DIM c MAX was 0.30, DIM D2 MAX was 3.96, DIM e MIN was blank MAX was blank, DIM H NOM was 0.51 MAX was 0.61	6
•	Deleted Note 6 from the Q5A Tape and Reel Information - "MSL1 260°C (IR and convection) PbF reflow compatible"	7
•	Deleted the Package Marking Information section	

### TEXAS INSTRUMENTS

www.ti.com



7-Jan-2016

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD17310Q5A	ACTIVE	VSONP	DQJ	8	2500	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	-55 to 150	CSD17310	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

7-Jan-2016

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated