

Is Now Part of



## **ON Semiconductor**®

## To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese



### HUFA76409D3, HUFA76409D3ST


SEMICONDUCTOR TM

Data Sheet


December 2001

#### 17A, 60V, 0.071 Ohm, N-Channel, Logic Level UltraFET Power MOSFETs

#### Packaging



### Symbol



# UltraFIET

#### Features

- Ultra Low On-Resistance
  - $r_{DS(ON)} = 0.063\Omega$ ,  $V_{GS} = 10V$
  - $r_{DS(ON)} = 0.071\Omega, V_{GS} = 5V$
- Simulation Models
  - Temperature Compensated PSPICE® and SABER™ Electrical Models
  - Spice and SABER Thermal Impedance Models
  - www.fairchildsemi.com
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Switching Time vs R<sub>GS</sub> Curves

#### **Ordering Information**

PART NUMBER	PACKAGE	BRAND
HUFA76409D3	TO-251AA	76409D
HUFA76409D3ST	TO-252AA	76409D

#### Absolute Maximum Ratings T<sub>C</sub> = 25°C, Unless Otherwise Specified

	HUFA76409D3, HUFA76409D3SS	UNITS
Drain to Source Voltage (Note 1) VDSS	60	V
Drain to Gate Voltage (R <sub>GS</sub> = 20kΩ) (Note 1)	60	V
Gate to Source Voltage V <sub>GS</sub>	5 ±16	V
Drain Current		
Continuous (T <sub>C</sub> = $25^{\circ}$ C, V <sub>GS</sub> = 5V) I <sub>E</sub>	17	А
Continuous (T <sub>C</sub> = $25^{\circ}$ C, V <sub>GS</sub> = 10V) (Figure 2) I <sub>C</sub>	18	А
Continuous (T <sub>C</sub> = 135 <sup>o</sup> C, V <sub>GS</sub> = 5V) $\ldots \ldots $ I <sub>E</sub>		А
Continuous (T <sub>C</sub> = 135 <sup>o</sup> C, V <sub>GS</sub> = 4.5V) (Figure 2)		А
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating UIS	Figures 6, 17, 18	
Power Dissipation	49	W
Derate Above 25°C	0.327	W/ <sup>o</sup> C
Operating and Storage Temperature	-55 to 175	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT <sub>l</sub>	300	°C
Package Body for 10s, See Techbrief TB334	260	°C
	·	

NOTE: 1. T<sub>.1</sub> = 25<sup>o</sup>C to 150<sup>o</sup>C.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/

Reliability data can be found at: http://www.fairchildsemi.com/products/discrete/reliability/index.html.

All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.


#### PARAMETER SYMBOL **TEST CONDITIONS** UNITS MIN TYP MAX OFF STATE SPECIFICATIONS $I_D = 250\mu A, V_{GS} = 0V$ (Figure 12) V Drain to Source Breakdown Voltage BV<sub>DSS</sub> 60 $I_D = 250\mu A$ , $V_{GS} = 0V$ , $T_C = -40^{\circ}C$ (Figure 12) V 55 -- $V_{DS} = 55V, V_{GS} = 0V$ Zero Gate Voltage Drain Current IDSS 1 μΑ -- $V_{DS} = 50V, V_{GS} = 0V, T_{C} = 150^{\circ}C$ 250 μΑ --±100 Gate to Source Leakage Current $V_{GS} = \pm 16V$ nA IGSS --**ON STATE SPECIFICATIONS** Gate to Source Threshold Voltage $V_{GS} = V_{DS}, I_{D} = 250 \mu A$ (Figure 11) 3 V V<sub>GS(TH)</sub> 1 -Drain to Source On Resistance I<sub>D</sub> = 18A, V<sub>GS</sub> = 10V (Figures 9, 10) 0.052 0.063 0 rDS(ON) - $I_D = 8A, V_{GS} = 5V$ (Figure 9) 0.060 0.071 Ω I<sub>D</sub> = 8A, V<sub>GS</sub> = 4.5V (Figure 9) -0.064 0.075 Ω THERMAL SPECIFICATIONS Thermal Resistance Junction to Case TO-251AA, TO-252AA °C/W 3.06 $R_{\theta JC}$ --Thermal Resistance Junction to $\mathsf{R}_{\theta \mathsf{J} \mathsf{A}}$ 100 °C/W --Ambient SWITCHING SPECIFICATIONS (VGS = 4.5V) Turn-On Time V<sub>DD</sub> = 30V, I<sub>D</sub> = 8A 153 ns tON - $V_{GS} = 4.5V, R_{GS} = 22\Omega$ Turn-On Delay Time -13 ns td(ON) (Figures 15, 21, 22) **Rise Time** 89 tr ns Turn-Off Delay Time 22 -\_ ns td(OFF) Fall Time 37 tf -ns Turn-Off Time 89 tOFF -\_ ns SWITCHING SPECIFICATIONS (VGS = 10V) Turn-On Time $V_{DD} = 30V, I_D = 18A$ 59 ns tON -- $V_{GS} = 10V,$ Turn-On Delay Time \_ 5.3 \_ ns td(ON) $R_{GS} = 24\Omega$ **Rise Time** 34 ns tr --(Figures 16, 21, 22) Turn-Off Delay Time 41 \_ ns td(OFF) \_ Fall Time 50 tf ns Turn-Off Time **tOFF** --136 ns GATE CHARGE SPECIFICATIONS Total Gate Charge Q<sub>q(TOT)</sub> $V_{GS} = 0V$ to 10V $V_{DD} = \overline{30V},$ 12 15 nC \_ I<sub>D</sub> = 8A, Gate Charge at 5V $Q_{q(5)}$ $V_{GS} = 0V$ to 5V 6.8 8.2 nC - $I_{g(REF)} = 1.0 mA$ Threshold Gate Charge $V_{GS} = 0V$ to 1V0.54 0.65 nC Q<sub>g(TH)</sub> -(Figures 14, 19, 20) Gate to Source Gate Charge 1.7 Q<sub>qs</sub> -nC Gate to Drain "Miller" Charge 3 nC Q<sub>gd</sub> --CAPACITANCE SPECIFICATIONS Input Capacitance CISS $V_{DS} = 25V, V_{GS} = 0V,$ 485 -\_ pF f = 1MHz**Output Capacitance** 130 pF COSS --(Figure 13) pF Reverse Transfer Capacitance C<sub>RSS</sub> 28 --


#### **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

#### Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
Source to Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 8A	-	-	1.25	V
		I <sub>SD</sub> = 4A	-	-	1.0	V
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 8A$ , $dI_{SD}/dt = 100A/\mu s$		-	70	ns
Reverse Recovered Charge	Q <sub>RR</sub>	I <sub>SD</sub> = 8A, dI <sub>SD</sub> /dt = 100A/μs	-	-	165	nC

#### **Typical Performance Curves**








150

175








FIGURE 4. PEAK CURRENT CAPABILITY

#### Typical Performance Curves (Continued)




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA






FIGURE 7. TRANSFER CHARACTERISTICS








NOTE: Refer to Fairchild Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING

CAPABILITY









FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

#### Typical Performance Curves (Continued)








FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE





FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Fairchild Application Notes AN7254 and AN7260. FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

#### Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 21. SWITCHING TIME TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 22. SWITCHING TIME WAVEFORM

#### **PSPICE Electrical Model**

.SUBCKT HUFA76409D 2 1 3 ; rev 23 August 1999

CA 12 8 6.30e-10 CB 15 14 6.30e-10 CIN 6 8 4.60e-10

DBODY 7 5 DBODYMOD LDRAIN DBREAK 5 11 DBREAKMOD DPLCAP 5 DRAIN **DPLCAP 10 5 DPLCAPMOD** -02 10 RLDRAIN **≷**RSLC1 EBREAK 11 7 17 18 66.55 DBREAK EDS 14 8 5 8 1 51 RSLC2 EGS 13 8 6 8 1 5 51 ESG 6 10 6 8 1 ESLC 11 EVTHRES 6 21 19 8 1 EVTEMP 20 6 18 22 1 50 17 18 DBODY RDRAIN <u>6</u> 8 EBREAK ESG IT 8 17 1 EVTHRES 16 21 19 8 MWEAK i∢ LDRAIN 2 5 1.00e-9 EVTEMP LGATE LGATE 1 9 3.73e-9 RGATE GATE tĺ₹ 18 LSOURCE 3 7 3.43e-9 MMED 1 22 9  $\mathbf{\mathcal{M}}$ 20 MSTRC RLGATE MMED 16 6 8 8 MMEDMOD MSTRO 16 6 8 8 MSTROMOD LSOURCE CIN SOURCE MWEAK 16 21 8 8 MWEAKMOD 8 3 0 RSOURCE RBREAK 17 18 RBREAKMOD 1 RLSOURCE RDRAIN 50 16 RDRAINMOD 1.88e-2 RGATE 9 20 3.76 S1A S2A RBREAK 12 **RI DRAIN 2 5 10** <u>13</u> 8 <u>14</u> 13 15 17 18 RLGATE 1 9 37.3 RLSOURCE 3 7 34.3 S1B ∩ S2B RVTFMP RSLC1 5 51 RSLCMOD 1e-6 13 СВ 19 RSLC2 5 50 1e3 CA IT 14 **↑** RSOURCE 8 7 RSOURCEMOD 2.40e-2 RVTHRES 22 8 RVTHRESMOD 1 VBAT 6 - 5 **RVTEMP 18 19 RVTEMPMOD 1** EGS EDS 8 8 8 S1A 6 12 13 8 S1AMOD 22 S1B 13 12 13 8 S1BMOD RVTHRES S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*43),3))}

.MODEL DBODYMOD D (IS = 3.84e-13 RS = 1.56e-2 TRS1 = -1.0e-3 TRS2 = 7.0e-6 CJO = 6.4e-10 TT = 5.10e-8 XTI =4.35 M = 0.52) .MODEL DBREAKMOD D (RS = 3.70e- 1TRS1 = 9.10e- 4TRS2 = -1e-6) .MODEL DPLCAPMOD D (CJO = 3.70e-1 0IS = 1e-3 0N = 10 M = 0.79) .MODEL MMEDMOD NMOS (VTO = 2.08 KP = 3.2 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 3.76) .MODEL MSTROMOD NMOS (VTO = 2.40 KP = 28 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 3.76) .MODEL MWEAKMOD NMOS (VTO = 1.80 KP = 0.08 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL RBREAKMOD RES (TC1 = 1.13e- 3TC2 = -3.00e-7) .MODEL RBREAKMOD RES (TC1 = 9.80e-3 TC2 = 2.85e-5) .MODEL RSLCMOD RES (TC1 = 5.00e-3 TC2 = 5.05e-6) .MODEL RSUCMOD RES (TC1 = -1.48e-3 TC2 = -8.30e-6) .MODEL RVTHRESMOD RES (TC1 = -1.48e-3 TC2 = -8.30e-6) .MODEL RVTEMPMOD RES (TC1 = -1.68e- 3TC2 = 8e-7) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5 VOFF= -2.8)

.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5 VOFF = -2.8) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.8 VOFF= -5. .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF= 0.5) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF= -0.5)

#### .ENDS

NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

#### SABER Electrical Model

#### REV 23 August 1999 template HUFA76409d n2,n1,n3 electrical n2,n1,n3 var i iscl d..model dbodymod = (is = 3.84e-13, cjo = 6.40e-10, tt = 5.10e-8, xti = 4.35, m = 0.52) d..model dbreakmod = () d..model dplcapmod = (cjo = 3.70e-10, is = 1e-30, m = 0.79) m.model mmedmod = (type=\_n, vto = 2.08, kp = 3.2, is = 1e-30, tox = 1) m.model mstrongmod = (type=\_n, vto = 2.40, kp = 28, is = 1e-30, tox = 1) m..model mweakmod = (type=\_n, vto = 1.80, kp = 0.08, is = 1e-30, tox = 1) LDRAIN sw\_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -5, voff = -2.8) DPLCAP 5 DRAIN sw vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -2.8, voff = -5) o 2 10 sw\_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -0.5, voff = 0.5) RLDRAIN sw\_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = -0.5) RSLC1 RDBREAK 51 c.ca n12 n8 = 6.30e-10 RSLC2 ₹ 72 c.cb n15 n14 = 6.30e-10 RDBODY ISCL c.cin n6 n8 = 4.60e-10 DBREAK 50 d.dbody n7 n71 = model=dbodymod 71 RDRAIN d.dbreak n72 n11 = model=dbreakmod 6 8 ESG 11 d.dplcap n10 n5 = model=dplcapmod EVTHRES 16 21 19 8 MWEAK i.it n8 n17 = 1 4 LGATE EVTEMP DBODY RGATE GATE 6 EBREAK I.Idrain n2 n5 = 1.00e-9 MMED 1 C I 22 9 $\sim$ 20 l.lgate n1 n9 = 3.73e-9 • 1MSTR RLGATE l.lsource n3 n7 = 3.43e-9 LSOURCE CIN SOURCE 8 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u 3 m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u RSOURCE m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u RLSOURCE os2A S1A res.rbreak n17 n18 = 1, tc1 = 1.13e-3, tc2 = -3.00e-7 RBREAK <u>13</u> 8 <u>14</u> 13 15 res.rdbody n71 n5 = 1.56e-2, tc1 = -1.0e-3, tc2 = 7.00e-6 17 18 res.rdbreak n72 n5 = 3.70e-1, tc1 = 9.10e-4, tc2 = -1e-6 RVTEMP res.rdrain n50 n16 = 1.88e-2, tc1 = 9.80e-3, tc2 = 2.85e-5 o S2B S1B res.rgate n9 n20 = 3.76 13 CB 19 CA res.rldrain n2 n5 = 10 IT (♠ 14 res.rlgate n1 n9 = 37.3 VBAT res.rlsource n3 n7 = 34.3<u>6</u> 8 5 EGS EDS res.rslc1 n5 n51= 1e-6, tc1 = 5.00e-3, tc2 = 5.05e-6 8 res.rslc2 n5 n50 = 1e3 22 res.rsource n8 n7 = 2.40e-2, tc1 = 1.5e-3, tc2 =1e-6 RVTHRES res.rvtemp n18 n19 = 1, tc1 = -1.68e-3, tc2 = 8.00e-7 res.rvthres n22 n8 = 1, tc1 = -1.48e-3, tc2 = -8.30e-6 spe.ebreak n11 n7 n17 n18 = 66.55 spe.eds n14 n8 n5 n8 = 1 spe.eqs n13 n8 n6 n8 = 1 spe.esg n6 n10 n6 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 spe.evthres n6 n21 n19 n8 = 1 sw\_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw\_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw\_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw\_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))\*((abs(v(n5,n51)\*1e6/43))\*\* 3))

#### SPICE Thermal Model

#### REV 10 September 1999

#### HUFA76409T

CTHERM1 th 6 9.50e-4 CTHERM2 6 5 2.40e-3 CTHERM3 5 4 3.90e-3 CTHERM4 4 3 4.10e-3 CTHERM5 3 2 5.60e-3 CTHERM6 2 tl 4.00e-2

RTHERM1 th 6 2.00e-2 RTHERM2 6 5 1.10e-1 RTHERM3 5 4 2.75e-1 RTHERM4 4 3 5.53e-1 RTHERM5 3 2 7.25e-1 RTHERM6 2 tl 7.56e-1


### SABER Thermal Model

SABER thermal model HUFA76409T

template thermal\_model th tl thermal\_c th, tl { ctherm.ctherm1 th 6 = 9.50e-4

ctherm.ctherm2 65 = 2.40e-3ctherm.ctherm3 54 = 3.90e-3ctherm.ctherm4 43 = 4.10e-3ctherm.ctherm5 32 = 5.60e-3ctherm.ctherm6 2 tl = 4.00e-2

rtherm.rtherm1 th 6 = 2.00e-2 rtherm.rtherm2 6 5 = 1.10e-1 rtherm.rtherm3 5 4 = 2.75e-1 rtherm.rtherm4 4 3 = 5.53e-1 rtherm.rtherm5 3 2 = 7.25e-1 rtherm.rtherm6 2 tl = 7.56e-1 }



#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™** OPTOPLANAR™ PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation<sup>™</sup> UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
tion Needed Full Production This datasheet contains final specific Semiconductor reserves the right to m any time without notice in order to im	
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly ori indirectly, any claim of personal injury or death

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC