ISL55036

FN6640
Rev 1.00
September 11, 2008

The ISL55036 is a hex, rail-to-rail output, fixed gain amplifier ( $G=4$ ) with a -3 dB bandwidth of 400 MHz and slew rate of $2500 \mathrm{~V} / \mu \mathrm{s}$ into a $150 \Omega$ load. The ISL55036 features single supply operation over a voltage range of 3 VDC to 5.5 VDC . The inputs are capable of sensing ground with an output swing of $V C C-0.3 \mathrm{~V}$ into a $150 \Omega$ load tied to $\mathrm{V}+/ 2$. The part includes a fast-acting global disable/power-down circuit. The ISL55036 is available in a 24 Ld TQFN package. Operation is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Ordering Information

| PART NUMBER | PART <br> MARKING | PACKAGE <br> (Pb-free) | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- |
| ISL55036IRTZ | 55036 IRTZ | 24 Ld TQFN | L24.4x5C |
| ISL55036IRTZ-T13* | 55036 IRTZ | 24 Ld TQFN | L24.4x5C |

*Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and 100\% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


FIGURE 1. SMALL SIGNAL STEP RESPONSE

## Features

- 400MHz -3dB Bandwidth
- $2500 \mathrm{~V} / \mu \mathrm{s}$ Typical Slew Rate, $\mathrm{R}_{\mathrm{L}}=150 \Omega$
- Supplies from 3V to 5.5 V
- Rail-to-Rail Output $\left(R_{L}=1 \mathrm{k}\right)$
- Input Ground Sensing
- Fast 25ns Disable
- Low Cost
- Pb-Free (RoHS Compliant)


## Applications

- Video RGB Line Driver
- LCD Based Projectors Pixel Control


## Pinout



## Pin Descriptions

| 24 LD TQFN | PIN NAME | EQUIVALENT CIRCUIT | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | IN+_2 | Circuit 1 | Amplifier 2 non-inverting input |
| 2 | IN+_3 | Circuit 1 | Amplifier 3 non-inverting input |
| 3 | GND_IN(1, 2, 3) | Circuit 4 | Common reference input for Amplifiers 1, 2, 3 |
| 4 | $\overline{\mathrm{EN}}(4,5,6)$ | Circuit 2 | Enable pin internal pull-down; Logic "1" selects the disabled state; Logic "0" selects the enabled state. Channels 4, 5, 6 |
| 5 | $\mathrm{V}+(4,5,6)$ | Circuit 5 | Positive power supply for Channels 4, 5, 6 . |
| 6 | IN+_4 | Circuit 1 | Amplifier 4 non-inverting input |
| 7 | IN+_5 | Circuit 1 | Amplifier 5 non-inverting input |
| 8 | IN+_6 | Circuit 1 | Amplifier 6 non-inverting input |
| 9 | GND_IN(4, 5, 6) | Circuit 5 | Common reference input for Amplifiers 4, 5, 6 |
| 10 | GND_PWR(4, 5, 6) | Circuit 5 | Power supply ground for Channels 4, 5, 6 . |
| 11 | GND_OUT $(4,5,6)$ | Circuit 3 | Output power supply ground for Channels 4, 5, 6 . |
| 12 | OUT_6 | Circuit 3 | Amplifier 6 output |
| 13 | OUT_ 5 | Circuit 3 | Amplifier 5 output |
| 14 | OUT_4 | Circuit 3 | Amplifier 4 output |
| 15 | V+_OUT(4, 5, 6) | Circuit 3 | Output power supply for Channels 4, 5, 6 . |
| 16 | GND_PWR(1, 2, 3) | Circuit 4 | Power supply ground Channels 1, 2, 3 . |
| 17 | GND_OUT(1, 2, 3) | Circuit 3 | Output power supply ground Channels 1, 2, 3 . |
| 18 | OUT_3 | Circuit 3 | Amplifier 3 output |
| 19 | OUT_2 | Circuit 3 | Amplifier 2 output |
| 20 | OUT_1 | Circuit 3 | Amplifier 1 output |
| 21 | V+_OUT(1, 2, 3) | Circuit 3 | Output power supply Channels 1, 2, 3 . |
| 22 | $\overline{\mathrm{EN}}(1,2,3)$ | Circuit 2 | Enable pin internal pull-down; Logic "1" selects the disabled state; Logic "0" selects the enabled state. Channels 1, 2, 3 |
| 23 | $\mathrm{V}+(1,2,3)$ | Circuit 4 | Positive power supply for Channels 1, 2, 3 . |
| 24 | IN+_1 | Circuit 1 | Amplifier 1 non-inverting input |
|  | Thermal Pad | Circuit 6 | Thermal heat sink pad makes electrical contact the IC substrate and must be connected to same ground potential as the ground pins. |



| Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| Supply Voltage from V+ to GND | 5.75V |
| Supply Turn On Voltage Slew Rate | 1V/us |
| EN Input Current | 4mA |
| Input Voltage | $\mathrm{V}++0.3 \mathrm{~V}$ to GND - 0.3V |
| Continuous Output Current | 40 mA |
| ESD Rating: |  |
| Human Body Model | 3,000V |
| Machine Model. | .300V |

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right.$ ) |
| :---: | :---: |
| 24 Ld TQFN Package | 42 |
| Storage Temperature | - $65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Pb-free reflow profile http://www.intersil.com/pbfree/Pb | see link below |

## Operating Conditions

Ambient Operating Temperature . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications $V_{+}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ to $\mathrm{V}_{+} / 2, \mathrm{~A}_{\mathrm{V}}=4, \mathrm{~V}_{1 \mathrm{~N}}=0.1 \mathrm{VDC}$, Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 3) } \end{gathered}$ | TYP | $\begin{aligned} & \text { MAX } \\ & \text { (Note 3) } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| TCV ${ }_{\text {OS }}$ | Offset Voltage Temperature Coefficient | Measured from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | -3 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IB | Input Bias Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | -10 | -5.5 | -2.5 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  |  | 7 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 0.5 |  | pF |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Output Offset Voltage | Note 2 | -14 | -2 | 10 | mV |
| ACL | Closed Loop Gain | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, 150 \Omega, \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V}$ to 4 V | 3.9 | 4 | 4.1 | V/V |
| R OUT | Output Resistance | $\mathrm{A}_{\mathrm{V}}=+4$ |  | 30 |  | $\mathrm{m} \Omega$ |
| $\mathrm{V}_{\text {OP }}$ | Positive Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to 2.5 V |  | 4.86 |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ to 2.5 V |  | 4.65 |  | V |
| $\mathrm{V}_{\text {ON }}$ | Negative Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to 2.5 V |  | 27 |  | mV |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ to 2.5 V |  | 140 |  | mV |
| ISC (source) | Output Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ to $\mathrm{GND}, \mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}$ | 60 | 95 |  | mA |
| ISC (sink) | Output Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ to $+2.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | 70 | 105 |  | mA |
| POWER SUPPLY |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio @ 1kHz | $\begin{aligned} & V+=5 \mathrm{~V} ; \mathrm{V}_{\text {SOURCE }}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} ; \\ & \mathrm{f}=1 \mathrm{kHz} \text { sine wave } \end{aligned}$ |  | 78 |  | dB |
| IS-ON | Supply Current - Enabled per Amplifier | $\mathrm{R}_{\mathrm{L}}=$ Open | 6.0 | 7.2 | 8.5 | mA |
| IS-OFF | Supply Current - All Amplifiers Disabled | $\mathrm{R}_{\mathrm{L}}=$ Open | 0.5 | 1.1 | 2 | mA |
| ENABLE |  |  |  |  |  |  |
| ten | Enable Time | $\mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\text {IN }}=0.25 \mathrm{~V}$ |  | 250 |  | ns |
| $\mathrm{t}_{\text {DS }}$ | Disable Time | $\mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\text {IN }}=0.25 \mathrm{~V}$ |  | 25 |  | ns |
| $\mathrm{V}_{\text {IH-ENB }}$ | $\overline{\text { ENABLE }}$ Pin Voltage for Power-Up |  |  | 0.8 |  | V |
| $\mathrm{V}_{\text {IL-ENB }}$ | $\overline{\text { ENABLE }}$ Pin Voltage for Shut-Down |  |  | 2 |  | V |

ISL55036
Electrical Specifications $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ to $\mathrm{V}_{+} / 2, \mathrm{~A}_{\mathrm{V}}=4, \mathrm{~V}_{\mathrm{IN}}=0.1 \mathrm{VDC}$, Unless Otherwise Specified. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN <br> (Note 3) | TYP | MAX <br> (Note 3) | UNIT |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| IIH-ENB $^{\text {UNE }}$ | $\overline{\text { ENABLE }}$ Pin Input Current High | $\mathrm{V}_{\overline{\mathrm{EN}}}=5 \mathrm{~V}$ | 1 | 5.5 | 20 | $\mu \mathrm{~A}$ |
| IL-ENB | $\overline{\text { ENABLE }}$ Pin Input for Current Low | $\mathrm{V}_{\overline{E N}}=0 \mathrm{~V}$ | -4 |  | 4 | $\mu \mathrm{~A}$ |

## AC PERFORMANCE

| BW | -3dB Bandwidth | $R_{L}=150 \Omega, C_{L}=3 p F$ | 400 | MHz |
| :---: | :---: | :---: | :---: | :---: |
| BW | $\pm 0.1 \mathrm{~dB}$ Bandwidth | $R_{L}=150 \Omega, C_{L}=3 p F$ | 40 | MHz |
| Peak | Peaking | $R_{L}=150 \Omega, C_{L}=3 p F$ | 1 | dB |
| dG | Differential Gain | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0.1 \mathrm{~V} \text { to } 1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=100 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \\ & \mathrm{f}=3.58 \mathrm{MHz}, R_{\mathrm{L}}=150 \Omega \end{aligned}$ | 0.06 | \% |
| dP | Differential Phase |  | 0.01 | - |
| $\mathrm{e}_{\mathrm{N} \text {-OUT }}$ | Output Noise Voltage | $\mathrm{f}=10 \mathrm{kHz}$ | 50 | $\mathrm{nV} / \mathrm{VHz}$ |
| ${ }^{\text {in }}$ | Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ | 0.9 | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| ISO | Off-State Isolation $\mathrm{f}_{\mathrm{O}}=10 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.6 \mathrm{VDC}+1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} C_{\mathrm{L}}=3 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ | -100 | dB |
| X-TALK | Die to Die Crosstalk $\mathrm{f}_{\mathrm{O}}=10 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.6 \mathrm{VDC}+1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ | -85 | dB |
|  | Same Die Channel-to-Channel Crosstalk, $\mathrm{f}_{\mathrm{O}}=10 \mathrm{MHz}$ |  | -65 | dB |
| PSRR | Power Supply Rejection Ratio $\mathrm{f}_{\mathrm{O}}=10 \mathrm{MHz}$ | $V_{\text {SOURCE }}=1 \mathrm{~V}_{\text {P-P, }} \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ | -55 | dB |

## TRANSIENT RESPONSE

| SR | Slew Rate 25\% to 75\% | $\mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V}$ to 4.5 V | 2500 | V/ $/ \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: |
| $t_{r}, t_{f}$ Large Signal | Rise Time, $\mathrm{tr}_{\mathrm{r}} 20 \%$ to 80\% | $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}_{\text {P-P }}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{L}=3 \mathrm{pF}$ | 1.4 | ns |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} 20 \%$ to $80 \%$ |  | 1 | ns |
|  | Rise Time, $\mathrm{t}_{\mathrm{r}} 20 \%$ to 80\% | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=3 p \mathrm{~F}$ | 0.8 | ns |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} 20 \%$ to $80 \%$ |  | 0.7 | ns |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$, Small Signal | Rise Time, $\mathrm{t}_{\mathrm{r}} 20 \%$ to 80\% | $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ | 0.75 | ns |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} 20 \%$ to $80 \%$ |  | 0.7 | ns |
| OS | Overshoot | 200 mV step | 5 | \% |
| $\mathrm{t}_{\text {PD }}$ | Propagation Delay | 200 mV step | 0.6 | ns |
| ts | 1\% Settling Time | 2 V step | 12 | ns |
| tEN | ENABLE to Output Turn-on Delay Time; $10 \% \overline{\text { EN }}-10 \%$ VOUT | $V_{\text {OUT }}=1 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ | 250 | ns |
|  | ENABLE to Output Turn-off Delay Time; $10 \% \overline{E N}-10 \% V_{\text {OUT }}$ | $\mathrm{V}_{\text {OUT }}=1 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ | 25 | ns |

NOTES:
2. $\mathrm{V}_{\mathrm{OS}}$ is extrapolated from 2 output voltage measurements, with $\mathrm{V}_{\mathrm{IN}}=62.5 \mathrm{mV}$ and $\mathrm{V}_{\mathrm{IN}}=125 \mathrm{mV}, R_{\mathrm{L}}=1 \mathrm{k}$.
3. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

## Typical Performance Curves



FIGURE 2. GAIN vs FREQUENCY FOR VARIOUS RLOAD


FIGURE 4. -3dB BANDWIDTH vs VOUT


FIGURE 6. 0.1 dB GAIN FLATNESS


FIGURE 3. GAIN vs FREQUENCY FOR VARIOUS CLOAD


FIGURE 5. GAIN vs FREQUENCY - ALL CHANNELS


FIGURE 7. PSRR vs FREQUENCY

## Typical Performance Curves (Continued)



FIGURE 8. OFF ISOLATION vs FREQUENCY


FIGURE 10. OUTPUT NOISE VOLTAGE vs FREQUENCY


FIGURE 12. ENABLE/DISABLE TIMING


FIGURE 9. CHANNEL-TO-CHANNEL CROSSTALK vs FREQUENCY


FIGURE 11. INPUT REFERRED NOISE CURRENT vs FREQUENCY


FIGURE 13. SMALL SIGNAL STEP RESPONSE

## Typical Performance Curves (Continued)



FIGURE 14. SMALL SIGNAL ( $2 \mathrm{~V}_{\text {P-P }}$ ) STEP RESPONSE


FIGURE 15. LARGE SIGNAL ( $4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ ) STEP RESPONSE


FIGURE 17. DIFFERENTIAL PHASE


FIGURE 18. $\mathrm{Z}_{\text {IN }}$ vs FREQUENCY

## Typical Performance Curves (Continued)



FIGURE 19. Z Zut (ENABLED) vs FREQUENCY


FIGURE 21. ENABLED SUPPLY CURRENT vs TEMPERATURE, $\mathrm{V}_{\mathrm{S}}=\mathbf{\pm 2 . 5 \mathrm { V }}$


FIGURE 23. OUTPUT OFFSET VOLTAGE $V_{O S}$ vs TEMPERATURE, $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$


FIGURE 20. Z Zut (DISABLED) vs FREQUENCY


FIGURE 22. DISABLED SUPPLY CURRENT vs TEMPERATURE, $\mathrm{V}_{\mathrm{S}}=\mathbf{\pm 2 . 5} \mathrm{V}$


FIGURE 24. $\mathrm{I}_{\mathrm{BIAS}}$ vs TEMPERATURE, $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$

## Typical Performance Curves (Continued)



FIGURE 25. PSRR vs TEMPERATURE 4.5V TO 5.5V

## Application Information

## General

The ISL55036 single supply, fixed gain hex amplifier is well suited for a variety of video applications. The device features a PNP ground-sensing input stage and a bipolar rail-to-rail output stage.

The ISL55036 is designed for general purpose video, communication, instrumentation, and industrial applications. The 6 fixed gain amplifiers operate independently, however, they are organized into 2 triple amplifier groups as shown in Figure 26. Each group has its own set of power supply pins, ground pins, enable-disable logic and input ground reference pins.

## Ground Connections

For the best isolation performance and crosstalk rejection, all GND pins must connect directly to the GND plane. In addition, the electrically conductive thermal pad should also connect directly to ground.

## Power Considerations

Each triple amplifier group has its own power supply and ground pins. There are dedicated $\mathrm{V}_{+}$OUT and GND $\mathrm{V}_{\text {OUT }}$ pins to power only the output stage. A separate set of power and ground pins power the rest of each of the triple op amps ( $\mathrm{V}_{+}$and PWR GND). Providing separate power pins provides a way to prevent high speed transient currents in the output stage from bleeding into the sensitive amplifier input and gain stages. To maximize crosstalk isolation, each power supply pin should have its own de-coupling capacitors connected as close to the pin as possible $(0.1 \mu \mathrm{~F}$ in parallel with 1 nF recommended).

The ESD protection circuits use internal diodes from all pins to the $\mathrm{V}_{+}$and ground pins. In addition, a dv/dt-triggered clamp is connected between the $\mathrm{V}_{+}$and $\mathrm{V}_{-}$pins, as shown in the Equivalent Circuits 1 through 4 on page 2. The dv/dt triggered
clamp imposes a maximum supply turn-on slew rate of $1 \mathrm{~V} / \mu \mathrm{s}$. Damaging currents can flow for power supply rates-of-rise in excess of $1 \mathrm{~V} / \mu \mathrm{s}$, such as during hot plugging. Under these conditions, additional methods should be employed to ensure the maximum rate of rise is not exceeded.

## EN and Power-Down States

The $\overline{\mathrm{EN}}$ pin is active low. An internal pull-down resistor ensures the device will be active with no connection to the $\overline{\mathrm{EN}}$ pin. The power-down state is established within approximately 25 ns, if a logic high ( $>2 \mathrm{~V}$ ) is placed on the $\overline{\mathrm{EN}}$ pin. In the power-down state, supply current is reduced significantly by shutting the three amplifiers off. The output presents a relatively high impedance $(\sim 2 k \Omega)$ to the output pin. Multiplexing several outputs together is possible using the enable/disable function as long as the application can tolerate the limited power-down output impedance.

## Limiting the Output Current

No output short circuit current limit exists on these parts. All applications need to limit the output current to less than 40 mA . Adequate thermal heat sinking of the parts is also required.

## PC Board Layout

The AC performance of this circuit depends greatly on the care taken in designing the PC board. The following are recommendations to achieve optimum high frequency performance from your PC board.

- The use of low inductance components, such as chip resistors and chip capacitors, is strongly recommended.
- Minimize signal trace lengths. Trace inductance and capacitance can easily limit circuit performance. Avoid sharp corners. Use rounded corners when possible. Vias in the signal lines add inductance at high frequency and should be avoided. PCB traces greater than 1" begin to exhibit transmission line characteristics with signal rise/fall times of 1 ns or less. High frequency performance may be


FIGURE 26. BASIC APPLICATION CIRCUIT
degraded for traces greater than one inch, unless controlled impedance ( $50 \Omega$ or $75 \Omega$ ) strip lines or microstrips are used.

- Match channel-to-channel analog I/O trace lengths and layout symmetry. This will minimize propagation delay mismatches.
- Maximize use of AC de-coupled PCB layers. All signal I/O lines should be routed over continuous ground planes (i.e. no split planes or PCB gaps under these lines). Avoid vias in the signal I/O lines.
- Use proper value and location of termination resistors. Termination resistors should be as close to the device as possible.
- When testing, use good quality connectors and cables, matching cable types and keeping cable lengths to a minimum.
- A minimum of 2 power supply decoupling capacitors are recommended ( $1000 \mathrm{pF}, 0.01 \mu \mathrm{~F}$ ) as close to the devices as possible. Avoid vias between the capacitor and the device because vias add unwanted inductance. Larger capacitors can be farther away. When vias are required in a layout, they should be routed as far away from the device as possible.
- The NIC pins are placed on both sides of the input pins. These pins are not internally connected to the die. It is recommended these pins be tied to ground to minimize crosstalk.


## The QFN Package Requires Additional PCB Layout Rules for the Thermal Pad

The thermal pad is electrically connected to power supply ground through the high resistance IC substrate. Its primary function is to provide heat sinking for the IC. However, because of the connection to the power ground pins through the substrate, the thermal pad must be tied to the power supply ground to prevent unwanted current flow through the thermal pad. Maximum AC performance is achieved if the thermal pad has good contact to the IC ground pins. Heat sinking requirements can be satisfied using thermal vias directly beneath the thermal pad to a heat dissipating layer of a square at least $1^{\prime \prime}$ on a side.

## © Copyright Intersil Americas LLC 2008. All Rights Reserved. <br> All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

## L24.4x5C

24 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 10/07


TYPICAL RECOMMENDED LAND PATTERN

$0.5 \times 4=2.00 \mathrm{REF}$

BOTTOM VIEW

0.05 MAX .

DETAIL "X"

NOTES:

1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension b applies to the metallized terminal and is measured between 0.18 mm and 0.28 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
