

## HFA1113

NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc **DATASHEET** 

FN1342 Rev 6.00 July 11, 2005

850MHz, Low Distortion, Output Limiting, Programmable Gain, Buffer Amplifier

The HFA1113 is a high speed Buffer featuring user programmable gain and output limiting coupled with ultra high speed performance. This buffer is the ideal choice for high frequency applications requiring output limiting, especially those needing ultra fast overload recovery times. The output limiting function allows the designer to set the maximum positive and negative output levels, thereby protecting later stages from damage or input saturation. The sub-nanosecond overdrive recovery time quickly returns the amplifier to linear operation following an overdrive condition.

A unique feature of the pinout allows the user to select a voltage gain of +1, -1, or +2, without the use of any external components, as described in the "Application Information" section. Compatibility with existing op amp pinouts provides flexibility to upgrade low gain amplifiers, while decreasing component count. Unlike most buffers, the standard pinout provides an upgrade path should a higher closed loop gain be needed at a future date.

Component and composite video systems will also benefit from this buffer's performance, as indicated by the excellent gain flatness, and 0.02%/0.04 Degree Differential Gain/Phase specifications ( $R_{\rm I}$  = 150 $\Omega$ ).


For Military product, refer to the HFA1113/883 data sheet.

### Ordering Information

PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG.#	
HFA1113IB	-40 to 85	8 Ld SOIC	M8.15	
(H1113I)				
HFA1113IBZ	-40 to 85 8 Ld SOIC		M8.15	
(H1113I) (Note)		(Pb-free)		
HFA1113IBZ96	8 Ld SOIC Tap	M8.15		
(H1113I) (Note)	(Pb-free)			
HFA11XXEVAL	DIP Evaluation Board For High Speed Op Amps			

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### **Pinout**



#### **Features**

- · User Programmable Output Voltage Limiting
- User Programmable For Closed-Loop Gains of +1, -1 or +2 Without Use of External Resistors

•	Wide -3dB Bandwidth	. 850MHz
•	Excellent Gain Flatness (to 100MHz)	. ±0.07dB

- Low Differential Gain and Phase . . . 0.02%/0.04 Degrees

- Excellent Gain Accuracy . . . . . . . . . 0.99V/V
- · Standard Operational Amplifier Pinout
- · Pb-Free Plus Anneal Available (RoHS Compliant)

### **Applications**

- RF/IF Processors
- · Driving Flash A/D Converters
- · High-Speed Communications
- · Impedance Transformation
- · Line Driving
- · Video Switching and Routing
- · Radar Systems
- · Medical Imaging Systems

#### Pin Descriptions

NAME	PIN NUMBER	DESCRIPTION		
NC	1	No Connection		
-IN	2	Inverting Input		
+IN	3	Non-Inverting Input		
V-	4	Negative Supply		
VL	5	Lower Output Limit		
OUT	6	Output		
V+	7	Positive Supply		
V <sub>H</sub>	8	Upper Output Limit		

#### 

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

Temperature Range . . . . . . . . . . . . . . . . . -40°C to 85°C

**Electrical Specifications**  $V_{SUPPLY} = \pm 5V$ ,  $A_V = +1$ ,  $R_L = 100\Omega$ , Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	ТҮР	MAX	UNITS
INPUT CHARACTERISTICS	,	'			'	
Output Offset Voltage		25	-	8	25	mV
		Full	-	-	35	mV
Output Offset Voltage Drift		Full	-	10	-	μV/ <sup>o</sup> C
PSRR		25	39	45	-	dB
		Full	35	-	-	dB
Input Noise Voltage (Note 3)	100kHz	25	-	9	-	nV/√ <del>Hz</del>
+Input Noise Current (Note 3)	100kHz	25	-	37	-	pA/√ <del>Hz</del>
Non-Inverting Input Bias Current		25	-	25	40	μΑ
		Full	-	-	65	μΑ
Non-Inverting Input Resistance		25	25	50	-	kΩ
Inverting Input Resistance (Note 2)		25	240	300	360	Ω
Input Capacitance		25	-	2	-	pF
Input Common Mode Range		Full	±2.5	±2.8	-	V
TRANSFER CHARACTERISTICS						
Gain	A <sub>V</sub> = +1, V <sub>IN</sub> = +2V	25	0.980	0.990	1.020	V/V
		Full	0.975	-	1.025	V/V
	A <sub>V</sub> = +2, V <sub>IN</sub> = +1V	25	1.96	1.98	2.04	V/V
		Full	1.95	-	2.05	V/V
DC Non-Linearity (Note 3)	$A_V$ = +2, $\pm$ 2V Full Scale	25	-	0.02	-	%
OUTPUT CHARACTERISTICS	1		ll .	ll .	1	
Output Voltage (Note 3)	A <sub>V</sub> = -1	25	±3.0	±3.3	-	V
		Full	±2.5	±3.0	-	V
Output Current (Note 3)	$R_L = 50\Omega$	25, 85	50	60	-	mA
		-40	35	50	-	mA
Closed Loop Output Impedance	DC, A <sub>V</sub> = +2	25	-	0.3	-	Ω
POWER SUPPLY CHARACTERISTICS	}	•				
Supply Voltage Range		Full	±4.5	-	±5.5	V
Supply Current (Note 3)		25	-	21	26	mA
		Full	-	-	33	mA

## **Electrical Specifications** $V_{SUPPLY} = \pm 5V$ , $A_V = +1$ , $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
AC CHARACTERISTICS						
-3dB Bandwidth	A <sub>V</sub> = -1	25	450	800	-	MHz
$(V_{OUT} = 0.2V_{P-P}, Notes 2, 3)$	A <sub>V</sub> = +1	25	500	850	-	MHz
	A <sub>V</sub> = +2	25	350	550	-	MHz
Slew Rate	A <sub>V</sub> = -1	25	1500	2400	-	V/μs
$(V_{OUT} = 5V_{P-P}, Note 2)$	A <sub>V</sub> = +1	25	800	1500	-	V/μs
	A <sub>V</sub> = +2	25	1100	1900	-	V/μs
Full Power Bandwidth	A <sub>V</sub> = -1	25	-	300	-	MHz
$(V_{OUT} = 5V_{P-P}, Note 3)$	A <sub>V</sub> = +1	25	-	150	-	MHz
	A <sub>V</sub> = +2	25	-	220	-	MHz
Gain Flatness	A <sub>V</sub> = -1	25	-	±0.02	-	dB
(to 30MHz, Notes 2, 3)	A <sub>V</sub> = +1	25	-	±0.1	-	dB
	A <sub>V</sub> = +2	25	-	±0.015	±0.04	dB
Gain Flatness	A <sub>V</sub> = -1	25	-	±0.05	-	dB
(to 50MHz, Notes 2, 3)	A <sub>V</sub> = +1	25	-	±0.2	-	dB
	A <sub>V</sub> = +2	25	-	±0.036	±0.08	dB
Gain Flatness	A <sub>V</sub> = -1	25	-	±0.10	-	dB
(to 100MHz, Notes 2, 3)	A <sub>V</sub> = +2	25	-	±0.07	±0.22	dB
Linear Phase Deviation	A <sub>V</sub> = -1	25	-	±0.13	-	Degrees
(to 100MHz, Note 3)	A <sub>V</sub> = +1	25	-	±0.83	-	Degrees
	A <sub>V</sub> = +2	25	-	±0.05	-	Degrees
2nd Harmonic Distortion	A <sub>V</sub> = -1	25	-	-52	-	dBc
(30MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub> , Notes 2, 3)	A <sub>V</sub> = +1	25	-	-57	-	dBc
	A <sub>V</sub> = +2	25	-	-52	-45	dBc
3rd Harmonic Distortion	A <sub>V</sub> = -1	25	-	-71	-	dBc
(30MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub> , Notes 2, 3)	A <sub>V</sub> = +1	25	-	-73	-	dBc
	A <sub>V</sub> = +2	25	-	-72	-65	dBc
2nd Harmonic Distortion	A <sub>V</sub> = -1	25	-	-47	-	dBc
(50MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub> , Notes 2, 3)	A <sub>V</sub> = +1	25	-	-53	-	dBc
	A <sub>V</sub> = +2	25	-	-47	-40	dBc
3rd Harmonic Distortion	A <sub>V</sub> = -1	25	-	-63	-	dBc
$(50MHz, V_{OUT} = 2V_{P-P}, Notes 2, 3)$	A <sub>V</sub> = +1	25	-	-68	-	dBc
	A <sub>V</sub> = +2	25	-	-65	-55	dBc
2nd Harmonic Distortion	A <sub>V</sub> = -1	25	-	-41	-	dBc
$(100MHz, V_{OUT} = 2V_{P-P}, Notes 2, 3)$	A <sub>V</sub> = +1	25	-	-50	-	dBc
	A <sub>V</sub> = +2	25	-	-42	-35	dBc
3rd Harmonic Distortion	A <sub>V</sub> = -1	25	-	-55	-	dBc
$(100MHz, V_{OUT} = 2V_{P-P}, Notes 2, 3)$	A <sub>V</sub> = +1	25	-	-49	-	dBc
	A <sub>V</sub> = +2	25	-	-62	-45	dBc



## **Electrical Specifications** $V_{SUPPLY} = \pm 5V$ , $A_V = +1$ , $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
3rd Order Intercept	100MHz	25	-	28	-	dBm
$(A_V = +2, Note 3)$	300MHz	25	-	13	-	dBm
1dB Compression	100MHz	25	-	19	-	dBm
(A <sub>V</sub> = +2, Note 3)	300MHz	25	-	12	-	dBm
Reverse Isolation	40MHz	25	-	-70	-	dB
(S <sub>12</sub> , Note 3)	100MHz	25	-	-60	-	dB
	600MHz	25	-	-32	-	dB
TRANSIENT CHARACTERISTICS		1	II.		I	
Rise Time	A <sub>V</sub> = -1	25	-	500	800	ps
(V <sub>OUT</sub> = 0.5V Step, Note 2)	A <sub>V</sub> = +1	25	-	480	750	ps
	A <sub>V</sub> = +2	25	-	700	1000	ps
Rise Time	A <sub>V</sub> = -1	25	-	0.82	-	ns
(V <sub>OUT</sub> = 2V Step)	A <sub>V</sub> = +1	25	-	1.06	-	ns
	A <sub>V</sub> = +2	25	-	1.00	-	ns
Overshoot	A <sub>V</sub> = -1	25	-	12	30	%
$(V_{OUT} = 0.5V \text{ Step},$ Input $t_R/t_F = 200ps$ , Notes 2, 3, 4)	A <sub>V</sub> = +1	25	-	45	65	%
input (2,74 – 200ps, Notes 2, 5, 4)	A <sub>V</sub> = +2	25	-	6	20	%
0.1% Settling Time (Note 3)	V <sub>OUT</sub> = 2V to 0V	25	-	13	20	ns
0.05% Settling Time	V <sub>OUT</sub> = 2V to 0V	25	-	20	33	ns
Differential Gain	$A_V = +1$ , 3.58MHz, $R_L = 150\Omega$	25	-	0.03	-	%
	$A_V = +2$ , 3.58MHz, $R_L = 150\Omega$	25	-	0.02	-	%
Differential Phase	$A_V = +1$ , 3.58MHz, $R_L = 150\Omega$	25	-	0.05	-	Degrees
	$A_V = +2$ , 3.58MHz, $R_L = 150\Omega$	25	-	0.04	-	Degrees
OUTPUT LIMITING CHARACTERISTICS	$A_V = +2$ , $V_H = +1V$ , $V_L = -1V$ , Unless	Otherwise S	Specified	1		
Clamp Accuracy (Note 3)	$V_{IN} = \pm 1.6 V$ , $A_V = -1$	25	-	±100	±150	mV
		Full	-	-	±200	mV
Clamp Overshoot	$V_{IN}$ = ±1V, Input $t_R/t_F$ = 500ps	25	-	7	-	%
Overdrive Recovery Time (Note 3)	V <sub>IN</sub> = ±1V	25	-	0.75	1.5	ns
Negative Clamp Range		25	-	-5.0 to +2.0	-	V
Positive Clamp Range		25	-	-2.0 to +5.0	-	V
Clamp Input Bias Current (Note 3)		25	-	50	200	μА
		Full	-	-	300	μА
Clamp Input Bandwidth (Note 3)	$V_H$ or $V_L = 100 \text{mV}_{P-P}$	25	-	500	-	MHz

### NOTES:

- 2. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
- 3. See Typical Performance Curves for more information.
- 4. Overshoot decreases as input transition times increase, especially for  $A_V = +1$ . Please refer to Typical Performance Curves.



### Application Information

#### Closed Loop Gain Selection

The HFA1113 features a novel design which allows the user to select from three closed loop gains, without any external components. The result is a more flexible product, fewer part types in inventory, and more efficient use of board space.

This "buffer" operates in closed loop gains of -1, +1, or +2, and gain selection is accomplished via connections to the ±Inputs. Applying the input signal to +IN and floating -IN selects a gain of +1, while grounding -IN selects a gain of +2. A gain of -1 is obtained by applying the input signal to -IN with +IN grounded.

The table below summarizes these connections:

	CONNECTIONS				
GAIN (A <sub>CL</sub> )	+INPUT -INPUT (PIN 3) (PIN 2)				
-1	GND	Input			
+1	Input	NC (Floating)			
+2	Input	GND			

### PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value ( $10\mu F$ ) tantalum in parallel with a small value chip ( $0.1\mu F$ ) capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section.

For unity gain applications, care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input. At higher frequencies this capacitance will tend to short the -INPUT to GND, resulting in a closed loop gain which increases with frequency. This will cause excessive high frequency peaking and potentially other problems as well.

An example of a good high frequency layout is the Evaluation Board shown in Figure 3.

#### **Driving Capacitive Loads**

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor ( $R_S$ ) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the  $R_S$  and  $C_L$  combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

 $R_S$  and  $C_L$  form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 850MHz. By decreasing  $R_S$  as  $C_L$  increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. Even so, bandwidth does decrease as you move to the right along the curve. For example, at  $A_V$  = +1,  $R_S$  =  $50\Omega,\,C_L$  = 30pF, the overall bandwidth is limited to 300MHz, and bandwidth drops to 100MHz at  $A_V$  = +1,  $R_S$  =  $5\Omega,\,C_L$  = 340pF.




FIGURE 1. RECOMMENDED SERIES RESISTOR vs LOAD CAPACITANCE

### **Evaluation Board**

The performance of the HFA1113 may be evaluated using the HFA11XX Evaluation Board, slightly modified as follows:

- 1. Remove the  $500\Omega$  feedback resistor (R2), and leave the connection open.
- 2. a. For  $A_V$  = +1 evaluation, remove the 500 $\Omega$  gain setting resistor (R<sub>1</sub>), and leave pin 2 floating.
  - b. For A<sub>V</sub> = +2, replace the  $500\Omega$  gain setting resistor with a  $0\Omega$  resistor to GND.

The modified schematic and layout of the board are shown in Figures 2 and 3.

To order evaluation boards (part number HFA11XXEVAL), please contact your local sales office.

NOTE: The SOIC version may be evaluated in the DIP board by using a SOIC-to-DIP adapter such as Aries Electronics Part Number 08-350000-10.







FIGURE 2. MODIFIED EVALUATION BOARD SCHEMATIC



BOTTOM LAYOUT

FIGURE 3. EVALUATION BOARD LAYOUT

### **Limiting Operation**

#### General

The HFA1113 features user programmable output clamps to limit output voltage excursions. Clamping action is obtained by applying voltages to the  $V_H$  and  $V_L$  terminals (pins 8 and 5) of the amplifier.  $V_H$  sets the upper output limit, while  $V_L$  sets the lower clamp level. If the amplifier tries to drive the output above  $V_H$ , or below  $V_L$ , the clamp circuitry limits the output voltage at  $V_H$  or  $V_L$  ( $\pm$  the clamp accuracy), respectively. The low input bias currents of the clamp pins allow them to be driven by simple resistive divider circuits, or active elements such as amplifiers or DACs.

#### Clamp Circuitry

Figure 4 shows a simplified schematic of the HFA1113 input stage, and the high clamp ( $V_H$ ) circuitry. As with all current feedback amplifiers, there is a unity gain buffer ( $Q_{X1}$  -  $Q_{X2}$ )

between the positive and negative inputs. This buffer forces -IN to track +IN, and sets up a slewing current of:

$$(V_{-IN} - V_{OUT})/R_F + V_{-IN}/R_G$$

This current is mirrored onto the high impedance node (Z) by  $Q_{X3}$ - $Q_{X4}$ , where it is converted to a voltage and fed to the output via another unity gain buffer. If no clamping is utilized, the high impedance node may swing within the limits defined by  $Q_{P4}$  and  $Q_{N4}$ . Note that when the output reaches its quiescent value, the current flowing through -IN is reduced to only that small current (-I<sub>BIAS</sub>) required to keep the output at the final voltage.

Tracing the path from  $V_H$  to Z illustrates the effect of the clamp voltage on the high impedance node.  $V_H$  decreases by  $2V_{BE}$  ( $Q_{N6}$  and  $Q_{P6}$ ) to set up the base voltage on  $Q_{P5}$ .




FIGURE 4. HFA1113 SIMPLIFIED VH CLAMP CIRCUITRY

 $Q_{P5}$  begins to conduct whenever the high impedance node reaches a voltage equal to  $Q_{P5}$ 's base voltage +  $2V_{BE}$  ( $Q_{P5}$  and  $Q_{N5}$ ). Thus,  $Q_{P5}$  clamps node Z whenever Z reaches  $V_H$ .  $R_1$  provides a pull-up network to ensure functionality with the clamp inputs floating. A similar description applies to the symmetrical low clamp circuitry controlled by  $V_L$ .

When the output is clamped, the negative input continues to source a slewing current ( $I_{CLAMP}$ ) in an attempt to force the output to the quiescent voltage defined by the input.  $Q_{P5}$  must sink this current while clamping, because the -IN current is always mirrored onto the high impedance node. The clamping current is calculated as:

$$I_{CLAMP} = (V_{-IN} - V_{OUT} CLAMPED)/300\Omega + V_{-IN}/R_{G}$$

As an example, a unity gain circuit with V<sub>IN</sub> = 2V, and V<sub>H</sub> = 1V, would have I<sub>CLAMP</sub> =  $(2V - 1V)/300\Omega + 2V/\infty = 3.33$ mA (R<sub>G</sub> =  $\infty$  because -IN is floated for unity gain applications). Note that I<sub>CC</sub> will increase by I<sub>CLAMP</sub> when the output is clamp limited.



#### Clamp Accuracy

The clamped output voltage will not be exactly equal to the voltage applied to  $V_H$  or  $V_L$ . Offset errors, mostly due to  $V_{BE}$ mismatches, necessitate a clamp accuracy parameter which is found in the device specifications. Clamp accuracy is a function of the clamping conditions. Referring again to Figure 4, it can be seen that one component of clamp accuracy is the VBE mismatch between the  $Q_{X6}$  transistors, and the  $Q_{X5}$ transistors. If the transistors always ran at the same current level there would be no V<sub>BF</sub> mismatch, and no contribution to the inaccuracy. The QX6 transistors are biased at a constant current, but as described earlier, the current through  $\mathsf{Q}_{X5}$  is equivalent to I<sub>CLAMP</sub>. V<sub>BE</sub> increases as I<sub>CLAMP</sub> increases, causing the clamped output voltage to increase as well. I<sub>CLAMP</sub> is a function of the overdrive level (A<sub>VCL</sub> x V<sub>IN</sub> - V<sub>OUT</sub> CLAMPED), so clamp accuracy degrades as the overdrive increases. As an example, the specified accuracy of ±100mV (A<sub>V</sub> = -1, V<sub>H</sub> = 1V) for a 1.6X overdrive degrades to  $\pm 240$ mV for a 3X (200%) overdrive, as shown in Figure 43.

Consideration must also be given to the fact that the clamp voltages have an affect on amplifier linearity. The "Nonlinearity Near Clamp Voltage" curve, Figure 48, illustrates the impact of several clamp levels on linearity.

#### Clamp Range

Unlike some competitor devices, both V<sub>H</sub> and V<sub>L</sub> have usable ranges that cross 0V. While V<sub>H</sub> must be more positive than V<sub>L</sub>, both may be positive or negative, within the range restrictions

indicated in the specifications. For example, the HFA1113 could be limited to ECL output levels by setting  $V_H = -0.8V$  and  $V_I = -1.8V$ .  $V_H$  and  $V_I$  may be connected to the same voltage (GND for instance) but the result won't be in a DC output voltage from an AC input signal. A 150mV - 200mV AC signal will still be present at the output.

#### Recovery from Overdrive

The output voltage remains at the clamp level as long as the overdrive condition remains. When the input voltage drops below the overdrive level (V<sub>CLAMP</sub>/A<sub>VCL</sub>) the amplifier will return to linear operation. A time delay, known as the Overdrive Recovery Time, is required for this resumption of linear operation. The plots of "Unclamped Performance" and "Clamped Performance" (Figures 41 and 42) highlight the HFA1113's subnanosecond recovery time. The difference between the unclamped and clamped propagation delays is the overdrive recovery time. The appropriate propagation delays are 8.0ns for the unclamped pulse, and 8.8ns for the clamped (2X overdrive) pulse yielding an overdrive recovery time of 800ps. The measurement uses the 90% point of the output transition to ensure that linear operation has resumed. Note: The propagation delay illustrated is dominated by the fixturing. The delta shown is accurate, but the true HFA1113 propagation delay is 500ps.

Overdrive recovery time is also a function of the overdrive level. Figure 47 details the overdrive recovery time for various clamp and overdrive levels.

## **Typical Performance Curves** $V_{SUPPLY} = \pm 5V$ , $T_A = 25^{\circ}C$ , $R_L = 100\Omega$ , Unless Otherwise Specified




FIGURE 5. SMALL SIGNAL PULSE RESPONSE




FIGURE 6. LARGE SIGNAL PULSE RESPONSE

## **Typical Performance Curves** $V_{SUPPLY} = \pm 5V$ , $T_A = 25^{\circ}C$ , $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)

2.0





FIGURE 7. SMALL SIGNAL PULSE RESPONSE






FIGURE 9. SMALL SIGNAL PULSE RESPONSE




FIGURE 10. LARGE SIGNAL PULSE RESPONSE




FIGURE 11. FREQUENCY RESPONSE




FIGURE 12. FREQUENCY RESPONSE FOR VARIOUS LOAD **RESISTORS** 

## $\textit{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 5$V, $T_A$ = $25^{\circ}$C, $R_L$ = $100\Omega$, Unless Otherwise Specified (Continued) and the support of the$




FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS




FIGURE 14. FREQUENCY RESPONSE FOR VARIOUS LOAD
RESISTORS




FIGURE 15. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES




FIGURE 16. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES




FIGURE 17. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES




FIGURE 18. FULL POWER BANDWIDTH

## $\textit{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 5$V, $T_A$ = $25^{\circ}$C, $R_L$ = $100\Omega$, Unless Otherwise Specified (Continued) and the support of the$




FIGURE 19. -3dB BANDWIDTH vs TEMPERATURE




FIGURE 21. DEVIATION FROM LINEAR PHASE




FIGURE 23. LOW FREQUENCY REVERSE ISOLATION (S<sub>12</sub>)




FIGURE 20. GAIN FLATNESS




FIGURE 22. SETTLING RESPONSE




FIGURE 24. HIGH FREQUENCY REVERSE ISOLATION (S<sub>12</sub>)



## **Typical Performance Curves** $V_{SUPPLY} = \pm 5V$ , $T_A = 25^{\circ}C$ , $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)




FIGURE 25. 1dB GAIN COMPRESSION vs FREQUENCY




FIGURE 26. THIRD ORDER INTERMODULATION INTERCEPT VS FREQUENCY




FIGURE 27. SECOND HARMONIC DISTORTION vs POUT




FIGURE 28. THIRD HARMONIC DISTORTION vs POUT




FIGURE 29. SECOND HARMONIC DISTORTION vs  $P_{\mbox{\scriptsize OUT}}$ 




FIGURE 30. THIRD HARMONIC DISTORTION vs POUT

# $\textit{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 5$V$, $T_A$ = $25^{\circ}$C, $R_L$ = $100\Omega$, Unless Otherwise Specified (Continued) and the support of th$




FIGURE 31. SECOND HARMONIC DISTORTION vs POUT




FIGURE 33. INTEGRAL LINEARITY ERROR




FIGURE 35. OVERSHOOT vs INPUT RISE TIME




FIGURE 32. THIRD HARMONIC DISTORTION vs POUT




FIGURE 34. OVERSHOOT vs INPUT RISE TIME




FIGURE 36. OVERSHOOT vs INPUT RISE TIME



# $\textit{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 5$V$, $T_A$ = $25^{\circ}$C, $R_L$ = $100\Omega$, Unless Otherwise Specified (Continued) and the support of th$




FIGURE 37. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 39. OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 41. UNCLAMPED PERFORMANCE




FIGURE 38. SUPPLY CURRENT vs TEMPERATURE




FIGURE 40. INPUT NOISE CHARACTERISTICS




FIGURE 42. CLAMPED PERFORMANCE



# $\textit{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 5$V$, $T_A$ = $25^{\circ}$C, $R_L$ = $100\Omega$, Unless Otherwise Specified (Continued) and the support of th$




FIGURE 43. V<sub>H</sub> CLAMP ACCURACY vs OVERDRIVE




FIGURE 45. V<sub>H</sub> CLAMP ACCURACY vs OVERDRIVE




FIGURE 47. OVERDRIVE RECOVERY vs OVERDRIVE




FIGURE 44.  $V_L$  CLAMP ACCURACY vs OVERDRIVE




FIGURE 46. V<sub>L</sub> CLAMP ACCURACY vs OVERDRIVE




FIGURE 48. NON-LINEARITY NEAR CLAMP VOLTAGE



# $\textit{Typical Performance Curves} \quad \text{$V_{SUPPLY}$ = $\pm 5$V, $T_A$ = $25^{0}$C, $R_L$ = $100\Omega$, Unless Otherwise Specified (Continued) }$




FIGURE 49. CLAMP ACCURACY vs TEMPERATURE




FIGURE 50. CLAMP BIAS CURRENT vs TEMPERATURE




FIGURE 51. V<sub>H</sub> CLAMP INPUT BANDWIDTH




FIGURE 52. V<sub>L</sub> CLAMP INPUT BANDWIDTH

#### Die Characteristics

#### **DIE DIMENSIONS:**


63 mils x 44 mils x 19 mils 1600μm x 1130μm x 483μm

#### **METALLIZATION:**

Type: Metal 1: AlCu(2%)/TiW Thickness: Metal 1: 8kÅ ±0.4kÅ Type: Metal 2: AlCu(2%) Thickness: Metal 2: 16kÅ ±0.8kÅ

### Metallization Mask Layout

#### HFA1113



#### **PASSIVATION:**

Type: Nitride

Thickness: 4kÅ ±0.5kÅ

#### TRANSISTOR COUNT:

52

#### SUBSTRATE POTENTIAL (POWERED UP):

Floating (Recommend Connection to V-)

© Copyright Intersil Americas LLC 1999-2005. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>

