

**NB3N51044DTR2G Information**


For Reference Only

**Part Number** NB3N51044DTR2G  
**Manufacturer** ON Semiconductor  
**Category** Integrated Circuits (ICs)  
 Clock/Timing - Clock Generators, PLLs,  
 Frequency Synthesizers  
**Description** IC CLK GEN HCSL/LVDS 28W-TSSOP  
**Package** 28-TSSOP (0.173", 4.40mm Width)  
 For the pricing/inventory/lead time, please contact  
 us  
 Website: <https://www.heisener.com>  
 E-mail: [salesdept@heisener.com](mailto:salesdept@heisener.com)


[Request a Quote](#)
**Certified Quality**

Heisener's commitment to quality has shaped our processes for sourcing, testing, shipping, and every step in between. This foundation underlies each component we sell.


**NB3N51044DTR2G Specifications**

Manufacturer Part Number	NB3N51044DTR2G
Manufacturer	ON Semiconductor
Category	Integrated Circuits (ICs) Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers
Package	28-TSSOP (0.173", 4.40mm Width)
Series	-
Type	-
PLL	Yes with Bypass
Input	Clock, Crystal
Output	HCSL, LVDS
Number of Circuits	1
Ratio - Input:Output	2:4
Differential - Input:Output	No/Yes
Frequency - Max	125MHz
Divider/Multiplier	Yes/No
Voltage - Supply	3.135 V ~ 3.465 V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	28-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	28-TSSOP

[Report errors?](#)

## NB3N51044DTR2G Guarantees



### Quality Guarantees

We provide 90 days warranty. \*

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.



### Service Guarantees

We guarantee 100% customer satisfaction.

Our experienced sales team and tech support team back our services to satisfy all our customers.

## NB3N51044DTR2G Payment Methods



## NB3N51044DTR2G Shipping Methods



If you have any question about NB3N51044DTR2G, please do not hesitate to contact us!

Website: <https://www.heisener.com>

E-mail: [salesdept@heisener.com](mailto:salesdept@heisener.com)